ES2081820T3 - Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica. - Google Patents
Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica.Info
- Publication number
- ES2081820T3 ES2081820T3 ES89114004T ES89114004T ES2081820T3 ES 2081820 T3 ES2081820 T3 ES 2081820T3 ES 89114004 T ES89114004 T ES 89114004T ES 89114004 T ES89114004 T ES 89114004T ES 2081820 T3 ES2081820 T3 ES 2081820T3
- Authority
- ES
- Spain
- Prior art keywords
- facilities
- procedure
- data processing
- memory systems
- telephone switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
- G06F11/1016—Error in accessing a memory location, i.e. addressing error
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1608—Error detection by comparing the output signals of redundant hardware
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Exchange Systems With Centralized Control (AREA)
- Debugging And Monitoring (AREA)
- Storage Device Security (AREA)
- Monitoring And Testing Of Exchanges (AREA)
- Telephone Function (AREA)
Abstract
LOS DATOS SE ASEGURAN DE ERRORES, EL MANDO DE ALMACENAMIENTO (ST0, ST1) ES DOBLE. DESDE UN MANDO DE ALMACENAMIENTO SE INSCRIBEN APARTE DE LAS SEÑALES DE DIRECCION Y MANDO SOLAMENTE LOS DATOS DE ESCRITURA, DESDE EL OTRO MANDO DE ALMACENAMIENTO SOLAMENTE LOS DATOS DE CONTROL Y EN EL PRIMER CASO EN LA PARTE DE DATOS NECESARIOS SPN DE UN ALMACEN DE DOS PARTES Y EN EL SEGUNDO CASO EN LA PARTE DE DATOS DE CONTROL (SPK) DE ESTE ALMACEN, DESDE DONDE SE INCLUYEN EN LA COMPROBACION DE DATOS. ASI PUEDEN RECONOCERSE TAMBIEN ERRORES DE DIRECCION.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE3826248 | 1988-08-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2081820T3 true ES2081820T3 (es) | 1996-03-16 |
Family
ID=6360097
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES89114004T Expired - Lifetime ES2081820T3 (es) | 1988-08-02 | 1989-07-28 | Procedimiento para el aseguramiento contra errores en sistemas de memoria de instalaciones de proceso de datos, especialmente instalaciones de conmutacion telefonica. |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US5077744A (es) |
| EP (1) | EP0353660B1 (es) |
| JP (1) | JP2950858B2 (es) |
| AT (1) | ATE132986T1 (es) |
| DE (1) | DE58909568D1 (es) |
| ES (1) | ES2081820T3 (es) |
| FI (1) | FI100833B (es) |
| GR (1) | GR3018644T3 (es) |
| ZA (1) | ZA895855B (es) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0828913B2 (ja) * | 1993-01-13 | 1996-03-21 | 日本電気株式会社 | 時間多重スイッチ |
| EP0803094B1 (en) * | 1995-11-10 | 2002-02-20 | Koninklijke Philips Electronics N.V. | Method and device for error protection of programmable memories |
| DE19635237A1 (de) * | 1996-08-30 | 1998-03-05 | Siemens Ag | Speichersystem |
| DE19635242A1 (de) * | 1996-08-30 | 1998-03-05 | Siemens Ag | Speichersystem |
| JP5337661B2 (ja) * | 2009-10-09 | 2013-11-06 | 株式会社日立製作所 | メモリ制御装置及びメモリ制御装置の制御方法 |
| US8413006B1 (en) * | 2010-02-12 | 2013-04-02 | Pmc-Sierra, Inc. | Error detection and correction in data and control words |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3544777A (en) * | 1967-11-06 | 1970-12-01 | Trw Inc | Two memory self-correcting system |
| US3781796A (en) * | 1972-10-16 | 1973-12-25 | Bell Telephone Labor Inc | Error detecting translator |
| IT1002271B (it) * | 1973-12-27 | 1976-05-20 | Honeywell Inf Systems | Perfezionamento ai dispositivi di controllo di parita nelle memorie a semiconduttori |
| US3944800A (en) * | 1975-08-04 | 1976-03-16 | Bell Telephone Laboratories, Incorporated | Memory diagnostic arrangement |
| US4319355A (en) * | 1979-12-28 | 1982-03-09 | Compagnia Internationale Pour L'informatique | Method of and apparatus for testing a memory matrix control character |
| US4295219A (en) * | 1980-03-31 | 1981-10-13 | Bell Telephone Laboratories, Incorporated | Memory write error detection circuit |
| US4455655A (en) * | 1981-09-28 | 1984-06-19 | Hewlett-Packard Company | Real time fault tolerant error correction mechanism |
| JPS58105500A (ja) * | 1981-11-23 | 1983-06-23 | スペリ・コ−ポレ−シヨン | メモリ駆動回路故障検出システム及び方法 |
| JPS58134343A (ja) * | 1982-02-05 | 1983-08-10 | Hitachi Ltd | 検査ビツト生成方式 |
| JPS5917495A (ja) * | 1982-07-21 | 1984-01-28 | 川崎重工業株式会社 | 定馬力形液圧ウインチ制御装置 |
| DE3319710A1 (de) * | 1983-05-31 | 1984-12-06 | Siemens AG, 1000 Berlin und 8000 München | Speichersteueranordnung, insbesondere fuer ein fehlertolerantes fernsprech-vermittlungssystem |
| JPS60115099A (ja) * | 1983-11-25 | 1985-06-21 | Fujitsu Ltd | 半導体記憶装置 |
| US4843608A (en) * | 1987-04-16 | 1989-06-27 | Tandem Computers Incorporated | Cross-coupled checking circuit |
| US4943969A (en) * | 1988-11-28 | 1990-07-24 | Unisys Corporation | Isolation for failures of input signals supplied to dual modules which are checked by comparison |
-
1989
- 1989-07-28 AT AT89114004T patent/ATE132986T1/de not_active IP Right Cessation
- 1989-07-28 EP EP89114004A patent/EP0353660B1/de not_active Expired - Lifetime
- 1989-07-28 ES ES89114004T patent/ES2081820T3/es not_active Expired - Lifetime
- 1989-07-28 DE DE58909568T patent/DE58909568D1/de not_active Expired - Fee Related
- 1989-08-01 ZA ZA895855A patent/ZA895855B/xx unknown
- 1989-08-01 FI FI893656A patent/FI100833B/fi not_active IP Right Cessation
- 1989-08-01 US US07/388,097 patent/US5077744A/en not_active Expired - Lifetime
- 1989-08-01 JP JP1198122A patent/JP2950858B2/ja not_active Expired - Fee Related
-
1996
- 1996-01-11 GR GR950403692T patent/GR3018644T3/el unknown
Also Published As
| Publication number | Publication date |
|---|---|
| ATE132986T1 (de) | 1996-01-15 |
| ZA895855B (en) | 1990-05-30 |
| FI893656A0 (fi) | 1989-08-01 |
| FI893656L (fi) | 1990-02-03 |
| FI100833B (fi) | 1998-02-27 |
| EP0353660A2 (de) | 1990-02-07 |
| DE58909568D1 (de) | 1996-02-22 |
| JPH0281148A (ja) | 1990-03-22 |
| EP0353660B1 (de) | 1996-01-10 |
| JP2950858B2 (ja) | 1999-09-20 |
| EP0353660A3 (de) | 1991-06-26 |
| GR3018644T3 (en) | 1996-04-30 |
| US5077744A (en) | 1991-12-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SE8302511L (sv) | Anordning for att skydda mot obehorig lesning av programord som er lagrade i ett minne | |
| SE8105245L (sv) | Tidbaskorrigeringsanordning for en digital signal | |
| ATE237842T1 (de) | Schnappschuss von auf einem massenspeichersystem gespeicherten daten | |
| MY121756A (en) | External storage apparatus and data processing method | |
| DE3871945D1 (de) | Gegen weiche fehler widerstandsfaehige datenspeicherzellen. | |
| DE69622126D1 (de) | Speichervorrichtung mit verringerter Anzahl von Sicherungen | |
| KR950704748A (ko) | 데이터 베이스의 메모리 공간을 최적화하는 방법(a method for optimizing memory space in a data base) | |
| NO773076L (no) | Flytende anlegg for off-shore flytendegjoering, mellomlagring og lasting av lng | |
| KR840007190A (ko) | 버퍼기억장치의 단일비트 에러처리 시스템 | |
| EP0646922A3 (en) | Cassettes with memories. | |
| JPS5755454A (en) | Failure recovery system | |
| KR860003551A (ko) | 기 억 회 로 | |
| DK300788A (da) | Fremgangsmaade og indretning til udoevelse af to instruktionssekvenser i en paa forhaand fastlagt raekkefoelge. | |
| ES2003272A6 (es) | Un metodo y aparato para conmutar datos entre primeros y segundos medios de interfaz de multiplexado por division de tiempo y un comutador de datos duplex cmpleto | |
| ATE132986T1 (de) | Verfahren zur fehlersicherung in speichersystemen von datenverarbeitungsanlagen, insbesondere fernsprechvermittlungsanlagen | |
| KR880008237A (ko) | 디지탈 신호의 시간축 보정장치 | |
| JPS57191893A (en) | Control system for life of earom | |
| JPS52149927A (en) | Beam addressable information memory unit | |
| GB1491702A (en) | Memory systems | |
| JPS5211829A (en) | Memory control unit | |
| JPS6448152A (en) | Memory write protection system | |
| EP0029304A3 (en) | Bubble memory device | |
| JPS57100547A (en) | Log-out control system | |
| JPS56110164A (en) | Logging error control system | |
| SU1368920A1 (ru) | Посто нное запоминающее устройство с коррекцией информации |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 353660 Country of ref document: ES |