ES2093178T3 - Dispositivo decodificador. - Google Patents

Dispositivo decodificador.

Info

Publication number
ES2093178T3
ES2093178T3 ES92201260T ES92201260T ES2093178T3 ES 2093178 T3 ES2093178 T3 ES 2093178T3 ES 92201260 T ES92201260 T ES 92201260T ES 92201260 T ES92201260 T ES 92201260T ES 2093178 T3 ES2093178 T3 ES 2093178T3
Authority
ES
Spain
Prior art keywords
module
line
transition
vitalfa
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
ES92201260T
Other languages
English (en)
Inventor
Hans Johan Jozef Busschaert
Peter Paul Frans Reusens
Camp Ronny Maria Alfons Van
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Bell NV
Original Assignee
Alcatel Bell NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Bell NV filed Critical Alcatel Bell NV
Application granted granted Critical
Publication of ES2093178T3 publication Critical patent/ES2093178T3/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Dc Digital Transmission (AREA)

Abstract

SE PRESENTA UN DISPOSITIVO DECODIFICADOR (VD) QUE SE USA PARA LA DECODIFICACION REMOTA DE MENSAJES DIGITALES DE ACUERDO CON EL ALGORITMO DE DECODIFICACION CONVOLUCIONAL DE VITERBI. ESTE DECODIFICADOR VITERBI (VD) ESTA INTEGRADO EN UNA PARTE DE UN CHIP ELECTRONICO SIMPLE QUE SE INCLUYE EN UN RECEPTOR DE UNA ESTACION MOVIL TRANSPORTABLE POR UNA PERSONA DE UN SISTEMA DE RADIO CELULAR DIGITAL. EL DECODIFICADOR (VD) INCLUYE UN PRIMER MODULO (VITALFA) PARA CALCULAR LAS PROBABILIDADES DE TRANSICION PARA LAS TRANSICIONES DE ESTADO POSIBLES ENTRE DOS ESTADOS SUCESIVOS DEL DECODIFICADOR, Y UN SEGUNDO MODULO (VIPROB) PARA CALCULAR, EN FUNCION DE LAS PROBABILIDADES DE LA TRANSICION DEL ESTADO, LAS PROBABILIDADES DE LINEA PARA LAS LINEAS POSIBLES CONSTITUIDAS POR SUCESIVAS TRANSICIONES DE ESTADO Y FINALIZAR EN CADA UNO DE ESTOS ESTADOS, Y PARA SELECCIONAR LA LINEA QUE TENGA EL VALOR DE PROBABILIDAD DE LINEA MAS ALTO. UN PRIMER / SEGUNDO MODULO (VITALFA / VIPROB) DEL DISPOSITIVO (VD) CALCULA ADEMAS UNA PROPORCION DE ERROR DE BIT DE TRANSICION / LINEA DE ESTADO QUE ES FUNCION DE LA DIFERENCIA ENTRE LOS BITS (SOFTBITS) RECIBIDOS EN EL MODULO (VITALFA) Y LOS BITS (BITS CODIFICADOS) QUE SE ESPERAN PARA UNA MISMA TRANSICION / LINEA DE ESTADO RESPECTIVAMENTE.
ES92201260T 1991-05-08 1992-05-05 Dispositivo decodificador. Expired - Fee Related ES2093178T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
BE9100432A BE1004814A3 (nl) 1991-05-08 1991-05-08 Decodeerinrichting.

Publications (1)

Publication Number Publication Date
ES2093178T3 true ES2093178T3 (es) 1996-12-16

Family

ID=3885488

Family Applications (1)

Application Number Title Priority Date Filing Date
ES92201260T Expired - Fee Related ES2093178T3 (es) 1991-05-08 1992-05-05 Dispositivo decodificador.

Country Status (9)

Country Link
US (1) US5331665A (es)
EP (1) EP0512641B1 (es)
JP (1) JPH05175855A (es)
BE (1) BE1004814A3 (es)
CA (1) CA2068117C (es)
DE (1) DE69212695T2 (es)
ES (1) ES2093178T3 (es)
FI (1) FI922067A7 (es)
NZ (1) NZ242456A (es)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW243568B (en) * 1993-11-16 1995-03-21 At & T Corp Digital signal processor with an embedded viterbi co-processor
US5432804A (en) * 1993-11-16 1995-07-11 At&T Corp. Digital processor and viterbi decoder having shared memory
US5465275A (en) * 1993-11-16 1995-11-07 At&T Ipm Corp. Efficient utilization of present state/next state registers
FR2737824B1 (fr) * 1995-08-08 1997-10-31 Tortelier Patrick Procede de decodage a sorties ponderees mettant en oeuvre l'algorithme de viterbi en fonctionnement par blocs
GB2305827B (en) * 1995-09-30 2000-01-19 Motorola Ltd Viterbi co-processor and method of operation therefor
US6028899A (en) * 1995-10-24 2000-02-22 U.S. Philips Corporation Soft-output decoding transmission system with reduced memory requirement
US6023492A (en) * 1995-11-24 2000-02-08 Telefonaktiebolaget Lm Ericsson Method and apparatus for conditionally combining bit metrics in a communication system
US5964825A (en) * 1996-02-09 1999-10-12 Texas Instruments Incorporated Manipulation of boolean values and conditional operation in a microprocessor
US5742622A (en) * 1996-03-12 1998-04-21 Discovision Associates Error detection and correction system for a stream of encoded data
KR100212833B1 (ko) * 1996-03-22 1999-08-02 전주범 가변레이트 비터비 복호기
US6374346B1 (en) 1997-01-24 2002-04-16 Texas Instruments Incorporated Processor with conditional execution of every instruction
GB2329557B (en) * 1997-09-19 2002-05-01 Motorola As Method and apparatus for viterbi decoding of punctured codes
US6275538B1 (en) * 1998-03-11 2001-08-14 Ericsson Inc. Technique for finding a starting state for a convolutional feedback encoder
US6272661B1 (en) * 1998-12-29 2001-08-07 Texas Instruments Incorporated Minimum memory implementation of high speed viterbi decoder
SG80035A1 (en) * 1999-05-27 2001-04-17 Inst Of Microelectronics Viterbi decoding of punctured convolutional codes without real-time branch metric computation
US6633615B1 (en) * 2000-01-31 2003-10-14 Agere Systems Inc. Trellis transition-probability calculation with threshold normalization
TW518845B (en) * 2001-03-30 2003-01-21 Ali Corp Method of erroneous data correction for full response channel system
US20030067998A1 (en) * 2001-07-19 2003-04-10 Matsushita Electric Industrial Co., Ltd. Method for evaluating the quality of read signal and apparatus for reading information
GB2409618A (en) * 2003-12-23 2005-06-29 Picochip Designs Ltd Telecommunications decoder device
US7920612B2 (en) * 2004-08-31 2011-04-05 Finisar Corporation Light emitting semiconductor device having an electrical confinement barrier near the active region
US8140949B2 (en) * 2007-11-13 2012-03-20 Alpha Imaging Technology Corp. ACS unit of a Viterbi decoder and method for calculating a bit error rate before a Viterbi decoder
US9942005B2 (en) * 2016-08-30 2018-04-10 International Business Machines Corporation Sequence detector
US10243591B2 (en) 2016-08-30 2019-03-26 International Business Machines Corporation Sequence detectors

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536878A (en) * 1982-09-20 1985-08-20 Sperry Corporation Bit serial convolutional decoder for VLSI implementation
FR2585906B1 (fr) * 1985-08-02 1987-09-25 Battail Gerard Procede de decodage d'un code convolutif et decodeur correspondant
CA1260143A (en) * 1986-02-24 1989-09-26 Atsushi Yamashita Path trace viterbi decoder
US4742533A (en) * 1987-01-02 1988-05-03 Motorola, Inc. Soft decision digital communication apparatus

Also Published As

Publication number Publication date
US5331665A (en) 1994-07-19
JPH05175855A (ja) 1993-07-13
FI922067A7 (fi) 1992-11-09
AU1526192A (en) 1992-11-12
DE69212695D1 (de) 1996-09-19
EP0512641B1 (en) 1996-08-14
FI922067A0 (fi) 1992-05-07
EP0512641A1 (en) 1992-11-11
AU644523B2 (en) 1993-12-09
CA2068117C (en) 1998-04-14
DE69212695T2 (de) 1997-02-06
BE1004814A3 (nl) 1993-02-02
NZ242456A (en) 1994-09-27
CA2068117A1 (en) 1992-11-09

Similar Documents

Publication Publication Date Title
ES2093178T3 (es) Dispositivo decodificador.
US8249135B2 (en) Method and system for reconfigurable channel coding
ES2291737T3 (es) Metodo y sistema para calcular la tasa de error de los bits de una señal recibida.
US6567938B2 (en) Convolution decoding terminated by an error detection block code with distributed parity bits
DK275086A (da) System til transmission af ord, der bestyttes med en kombinationd af en blokkode og en konvolutionskode, samt sender og modtager til brug i et saadant system
MXPA04006546A (es) Sistema y metodo para evitar interrupcion utilizando un temporizador para un sistema de acceso de paquetes descendentes de alta velocidad.
ES2095278T3 (es) Aparato para presentar datos del tiempo adaptable a diferentes zonas de tiempo.
MX174132B (es) Sistema de comunicacion de radio digital y equipo emisor y receptor
ES2267805T3 (es) Metodo y sistema para transferir tramas de señalizacion semi tasa.
US7117426B2 (en) Branch metric computation and add-compare-select operation in viterbi decoders
AR247322A1 (es) Disposicion de comunicacion inalambrica con mezclado por inversion de frecuencia
US6724327B1 (en) Lower latency coding/decoding
KR100996030B1 (ko) 통신 시스템에서 신호 송수신 장치 및 방법
ES2205076T3 (es) Procedimiento para el tratamiento de datos, especialmente para la transmision con velocidad binaria de canal variable.
KR19990001577A (ko) 단일 콘케티네이티드 부호기를 이용한 통신 장치 및 이를 이용한 통신 방법
Böcherer et al. Probabilistic parity shaping for linear codes
CA2405935A1 (en) Apparatus and method for coding/decoding channels in a mobile communication system
DE60125571D1 (de) Verfahren und anordnung zur bereitstellung eines optimalen bitschutzes vor übertragungsfehlern
EP0551646A2 (en) Concatenated block and convolution encoder-decoder
US7496159B2 (en) Survivor memory management in a Viterbi decoder
Sung Minimum decoding trellis lengths for tail-biting convolutional codes
Tadse et al. A Low Power Asynchronous Viterbi Decoder
ES2212659T3 (es) Procedimiento, estacion de base y estacion de abonado para la codificacion de canal en un sistema de radio movil gsm.
KR20080076635A (ko) 통신 시스템에서 신호 송수신 장치 및 방법
AR047069A1 (es) Transmision con redundancia incremental en un sistema de comunicaciones mimo (multiples entradas multiples salidas)

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 512641

Country of ref document: ES

FD1A Patent lapsed

Effective date: 19980401