ES2125942T3 - Disposicion de circuito digital bloqueado en fase. - Google Patents

Disposicion de circuito digital bloqueado en fase.

Info

Publication number
ES2125942T3
ES2125942T3 ES93201758T ES93201758T ES2125942T3 ES 2125942 T3 ES2125942 T3 ES 2125942T3 ES 93201758 T ES93201758 T ES 93201758T ES 93201758 T ES93201758 T ES 93201758T ES 2125942 T3 ES2125942 T3 ES 2125942T3
Authority
ES
Spain
Prior art keywords
plesiochronic
justifications
increase
bitstream
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES93201758T
Other languages
English (en)
Inventor
Langhe Marc Robert Francois De
Peter Paul Frans Reusens
Johan Joseph Gustaa Haspeslagh
Hoogenbemt Stefaan Margrie Van
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Nokia Inc
Original Assignee
Alcatel SA
Nokia Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel SA, Nokia Inc filed Critical Alcatel SA
Application granted granted Critical
Publication of ES2125942T3 publication Critical patent/ES2125942T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

SE DESCUBRE UN MONTAJE EN ESPIRAL CERRADA DE UNA FASE DIGITAL QUE SE USA EN UN DESINCRONIZADOR QUE DEMAPEA UNA CORRIENTE PLESIOCRONICA DE UN BITSTREAM SINCRONICA PARA RETIRAR LA AGITACION DEBIDA A LA APERTURA DE BRECHAS DESDE EL CHORRO PLESIOCRONICO. A ESTE EXTREMO, LA PARTE DEL BITSTREAM SINCRONICO QUE CONSTITUYE LA CORRIENTE PLESIOCRONICA SE ESCRIBE EN UN BUFFER DE MEMORIA (BUFF), CUYA DIRECCION DE ESCRITURA (WRADDR) SE AUMENTA A LA RAZON DE ESTA PARTE PLESIOCRONICA. LA DIRECCION DE LECTURA (RDADDR) PARA EL BUFFER DE MEMORIA (BUFF) SE DERIVA DE LA DIRECCION DE ESCRITURA (WRADDR) EN EL MONTAJE EN ESPIRAL CERRADA DE UNA FASE DIGITAL CERRADA. DE AQUI, SE PROPORCIONA UN FEEDBACK NEGATIVO PARA LAS JUSTIFICACIONES DE BYTE EN EL BITSTREAM SINCRONICO Y UN FEEDBACK POSITIVO PARA LAS JUSTIFICACIONES DE BIT DE TAL FORMA QUE LAS JUSTIFICACIONES DE BYTE ORIGINAN EL AUMENTO DE UN CAMBIO INFERIOR EN LA RAZON DE AUMENTO DE LA DIRECCION DE LECTURA (RDADDR) PERO DE MAS LARGA DURACION, MIENTRAS QUE LAS JUSTIFICACIONES DE BIT ORIGINAN EL AUMENTO DE UN CAMBIO AUMENTADO EN ESTA RAZON DE AUMENTO PERO DE DURACION MAS CORTA.
ES93201758T 1993-06-18 1993-06-18 Disposicion de circuito digital bloqueado en fase. Expired - Lifetime ES2125942T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP93201758A EP0630127B1 (en) 1993-06-18 1993-06-18 Digital phase locked loop arrangement

Publications (1)

Publication Number Publication Date
ES2125942T3 true ES2125942T3 (es) 1999-03-16

Family

ID=8213904

Family Applications (1)

Application Number Title Priority Date Filing Date
ES93201758T Expired - Lifetime ES2125942T3 (es) 1993-06-18 1993-06-18 Disposicion de circuito digital bloqueado en fase.

Country Status (7)

Country Link
US (1) US5471511A (es)
EP (1) EP0630127B1 (es)
AU (1) AU677315B2 (es)
CA (1) CA2126163A1 (es)
DE (1) DE69323071T2 (es)
ES (1) ES2125942T3 (es)
NZ (1) NZ260628A (es)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5883900A (en) * 1994-03-23 1999-03-16 Gpt Limited Telecommunications transmission
DE4437136A1 (de) * 1994-10-18 1996-04-25 Philips Patentverwaltung Übertragungssystem mit einem Regelkreis
JP2725692B2 (ja) * 1995-05-12 1998-03-11 日本電気株式会社 １４０ｍクロック・ｓｔｍ−１電気クロック生成方式
DK133395A (da) * 1995-11-24 1997-05-25 Dsc Communications As Datatransmissionssystem til transmission af et stort antal telefonkanaler og fremgangsmåde i forbindelse hermed
US5933432A (en) * 1996-08-23 1999-08-03 Daewoo Telecom, Ltd. Mapping apparatus for use in a synchronous multiplexer
FI965072L (fi) 1996-12-17 1998-08-13 Nokia Telecommunications Oy Menetelmä tasaustapahtumien aiheuttamien transienttien vaimentamiseksi desynkronisaattorissa
US6088413A (en) * 1997-05-09 2000-07-11 Alcatel Apparatus for reducing jitter in a desynchronizer
US6115422A (en) * 1997-09-26 2000-09-05 International Business Machines Corporation Protocol and procedure for time base change in an MPEG-2 compliant datastream
US6501809B1 (en) * 1999-03-19 2002-12-31 Conexant Systems, Inc. Producing smoothed clock and data signals from gapped clock and data signals
US6351508B1 (en) 1999-11-17 2002-02-26 Transwitch Corporation Phase/frequency detector for dejitter applications
US7042908B1 (en) * 2000-07-10 2006-05-09 Nortel Networks Limited Method and apparatus for transmitting arbitrary electrical signals over a data network
RU2224282C1 (ru) * 2002-05-28 2004-02-20 Курский государственный технический университет Устройство исправления ошибок синхронизации в потоке данных
US20070220184A1 (en) * 2006-03-17 2007-09-20 International Business Machines Corporation Latency-locked loop (LLL) circuit, buffer including the circuit, and method of adjusting a data rate
JP4733766B2 (ja) * 2007-06-08 2011-07-27 富士通株式会社 ジッタ制御装置
US8867682B2 (en) * 2010-08-30 2014-10-21 Exar Corporation Dejitter (desynchronize) technique to smooth gapped clock with jitter/wander attenuation using all digital logic
JP2012222604A (ja) * 2011-04-08 2012-11-12 Sony Corp データ読み出し装置、データ読み出し方法、並びにプログラム
US8666011B1 (en) 2011-04-20 2014-03-04 Applied Micro Circuits Corporation Jitter-attenuated clock using a gapped clock reference
US8855258B1 (en) 2011-04-20 2014-10-07 Applied Micro Circuits Corporation Transmitters and receivers using a jitter-attenuated clock derived from a gapped clock reference
US10056890B2 (en) 2016-06-24 2018-08-21 Exar Corporation Digital controlled oscillator based clock generator for multi-channel design

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2668323B1 (fr) * 1990-10-17 1993-01-15 Telecommunications Sa Dispositif de reduction de la gigue due aux sauts de pointeurs dans un reseau de telecommunications numeriques.
DE4039765A1 (de) * 1990-12-13 1992-06-17 Philips Patentverwaltung Schaltungsanordnung zum entstopfen von datensignalen
JPH04286233A (ja) * 1991-03-14 1992-10-12 Nec Corp スタッフ同期回路
US5200982A (en) * 1991-10-02 1993-04-06 Alcatel Network Systems, Inc. In-line piece-wise linear desynchronizer
US5272703A (en) * 1991-12-16 1993-12-21 Alcatel Network Systems, Inc. N-bit parallel input to variable-bit parallel output shift register
US5285206A (en) * 1992-08-25 1994-02-08 Alcatel Network Systems, Inc. Phase detector for elastic store
US5349310A (en) * 1993-06-09 1994-09-20 Alcatel Network Systems, Inc. Digitally controlled fractional frequency synthesizer

Also Published As

Publication number Publication date
AU6460094A (en) 1994-12-22
NZ260628A (en) 1996-11-26
AU677315B2 (en) 1997-04-17
CA2126163A1 (en) 1994-12-19
EP0630127B1 (en) 1999-01-13
DE69323071T2 (de) 1999-07-08
US5471511A (en) 1995-11-28
DE69323071D1 (de) 1999-02-25
EP0630127A1 (en) 1994-12-21

Similar Documents

Publication Publication Date Title
ES2125942T3 (es) Disposicion de circuito digital bloqueado en fase.
ES2116558T3 (es) Protesis cotiloidiana elasticamente deformable.
ES2171257T3 (es) Mascara facial que tiene una combinacion de bucle ajustable a la oreja y banda para el abatimiento de la mascara.
DE69328521D1 (de) Inkrementaler Phasenglättungsdesynchronisierer und Rechenanordnung
ITRM910835A0 (it) Composizione polimerica atta a ridurre la perdita di scorrevolezza di una composizione cementizia. (caso 154-0217)
DK0529358T3 (da) Lagerenhed med en adressegenerator
CO4950513A1 (es) Compuestos de pirazina
ES2123860T3 (es) Cepillo de dientes.
IL104045A0 (en) Digital clock dejitter circuits for regenerating clock signals with minimal jitter
IT9020157A0 (it) Stadio d'uscita dati, del tipo cosiddetto buffer,a ridotto rumore verso massa per circuiti logici di tipo cmos
SE8304256L (sv) Azetidinforeningar
GB2257603B (en) SDH data transmission timing
DE69132506D1 (de) Elastischer Pufferspeicher
IT9067990A0 (it) Circuito per la soppressione del rumore di commutazione fra due sorgenti di tensione, in paticolare per stadi audio di preamplificazione
ES2098022T3 (es) Cassette con un soporte de registro para un aparato de registro.
IT1174087B (it) Circuito per la generazione di una tensione triangolare
ES2103645B1 (es) Rotor de magneto y procedimiento para su fabricacion.
EP4135340A3 (en) Sound-producing structure and playback device
BR9813892A (pt) Cassete para recipientes de empacotamento de material flexìvel.
AU3254393A (en) Method of switching digital signals
ATE257990T1 (de) Serieller frequenzumsetzer mit tolerierung von jitter an der nutzlast
IT1239988B (it) Stadio d'uscita dati,del tipo cosiddetto buffer,a ridotto rumore e per circuiti logici di tipo cmos
IT228122Y1 (it) Diffusore acustico del tipo " bass reflex "
Butslov et al. Multistage image converter tubes for studying high-speed phenomena
JPS52106642A (en) Data transfer unit

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 630127

Country of ref document: ES