ES2127231T3 - Bus serie de cuatro lineas. - Google Patents

Bus serie de cuatro lineas.

Info

Publication number
ES2127231T3
ES2127231T3 ES93110081T ES93110081T ES2127231T3 ES 2127231 T3 ES2127231 T3 ES 2127231T3 ES 93110081 T ES93110081 T ES 93110081T ES 93110081 T ES93110081 T ES 93110081T ES 2127231 T3 ES2127231 T3 ES 2127231T3
Authority
ES
Spain
Prior art keywords
slave
command
master
ready
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES93110081T
Other languages
English (en)
Inventor
Jasjit Saini
Pax Randrianalimanana
Laurent Gauche
Francis Vine
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vantiva SA
Original Assignee
Thomson Multimedia SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Multimedia SA filed Critical Thomson Multimedia SA
Application granted granted Critical
Publication of ES2127231T3 publication Critical patent/ES2127231T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • G06F13/4269Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus using a handshaking protocol, e.g. Centronics connection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)

Abstract

SE CONECTA UN MAESTRO (DECODER) A TRAVES DE CUATRO LINEAS DE DATOS A UNO O VARIOS ESCLAVOS (CASS). CUANDO LA LINEA LISTA (14) SE ENCUENTRA EN 5V (ESCLAVO LISTO), EL MAESTRO PUEDE EMPEZAR A TRANSMITIR COMANDOS (111) Y/O DATOS SEGUN LA SIGUIENTE SECUENCIA: TRO IDENTIFICA EL BYTE DE CABECERA DE COMANDO (121) DE LOS BYTES DE DATOS A BASE DE ESTABLECER LA LINEA DE CONTROL (12) EN 0V; RESTO DEL COMANDO; ESCLAVO. LA LINEA DE CONTROL DEBE PERMANECER EN 0V DURANTE TODO EL TIEMPO QUE DURE EL BIT DE PARADA DEL BYTE DE CABECERA DEL COMANDO. ECIBIR UN NUEVO COMANDO DEL MAESTRO, ESTABLECE LA LINEA DE LISTO EN 5V; ESCLAVO; EN 0V Y PROCESA EL COMANDO; MAESTRO. CUANDO EL ESCLAVO RECIBE UN COMANDO DEL MAESTRO, NO ENVIA UN ACUSE DE RECIBO SINO QUE ENVIA DIRECTAMENTE LA RESPUESTA DEL ESCLAVO 131 CUANDO TERMINA CUALQUIER PROCESAMIENTO INTERNO. LA RESPUESTA ES ENVIADA DE MANERA ASINCRONA. EL BUS DE DATOS DE LA INVENCION SE PUEDE UTILIZAR EN CONEXION CON DIFERENTES TIPOS DE UNIDADES ESCLAVAS, EJ. UN SUBSISTEMA DEACCESO DE CONTROL PARA LA FAMILIA DE SISTEMAS D2MAC TV.
ES93110081T 1992-06-29 1993-06-24 Bus serie de cuatro lineas. Expired - Lifetime ES2127231T3 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP92401847 1992-06-29
EP92403310 1992-12-07

Publications (1)

Publication Number Publication Date
ES2127231T3 true ES2127231T3 (es) 1999-04-16

Family

ID=26132388

Family Applications (1)

Application Number Title Priority Date Filing Date
ES93110081T Expired - Lifetime ES2127231T3 (es) 1992-06-29 1993-06-24 Bus serie de cuatro lineas.

Country Status (3)

Country Link
EP (1) EP0577006B1 (es)
DE (1) DE69322548T2 (es)
ES (1) ES2127231T3 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2804816B1 (fr) * 2000-02-03 2003-10-31 Gemplus Card Int Transport d'unites de protocole d'objet electronique portable par protocole pour peripheriques de micro- ordinateur
JP2008129837A (ja) * 2006-11-21 2008-06-05 Funai Electric Co Ltd シリアル通信制御システム
CN117872846B (zh) * 2023-12-14 2025-05-13 广州致远电子股份有限公司 总线通信方法以及运动控制系统

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58501695A (ja) * 1981-10-05 1983-10-06 デイジタル イクイプメント コ−ポレ−シヨン ドライブとコントロ−ラの間で直列通信を使用する二次記憶装置
US4789860A (en) * 1985-03-12 1988-12-06 U.S. Philips Corp. Interface between a receiver and a sub-system
GB2184272A (en) * 1985-11-25 1987-06-17 Philips Electronic Associated Interface between a receiver and a sub-system

Also Published As

Publication number Publication date
EP0577006A1 (en) 1994-01-05
EP0577006B1 (en) 1998-12-16
DE69322548T2 (de) 1999-05-06
DE69322548D1 (de) 1999-01-28

Similar Documents

Publication Publication Date Title
DE3786080D1 (de) Speicherzugriffssteuerungsvorrichtung in einem gemischtdatenformatsystem.
EP0120889B1 (en) Direct memory access peripheral unit controller
US4047162A (en) Interface circuit for communicating between two data highways
KR930016886A (ko) 컴퓨터 시스템 및 데이타 저장방법
ES2184782T3 (es) Termostato con proteccion contra cortocircuitos.
ES8800807A1 (es) Un controlador de conmutacion
KR890702140A (ko) 버스에서 엑세스를 얻기 위한 노드용 장치 및 그 방법
ES540493A0 (es) Una instalacion de microcomputador en la que el control de linea general puede transferirse del microprocesador princi-pal a dispositivos perifericos
US4811195A (en) Electronic control system with improved communications
KR900000776A (ko) 주변 제어기와 어댑터 인터페이스
ES2127231T3 (es) Bus serie de cuatro lineas.
KR890000980A (ko) 디지탈 데이타 프로세싱 시스템용 버스 아답터 장치
DE3856389D1 (de) Eingabe-Ausgabe-Steuerung, die Eingabe/Ausgabe-Fenster mit Adressbereichen aufweist und die Fähigkeit zum vorherigen Lesen und späteren Schreiben besitzt
BE902811A (fr) Arrangement de circuit pour commander des transferts de donnees bidirectionnels entre un processeur et des lignes de transmission connectees par des unites entree/sortie
US7206878B2 (en) Voltage level bus protocol for transferring data
US4196360A (en) Interface driver circuit
JPS5798007A (en) Unit for controlling remote input and output in programmable logical controller
AR241563A1 (es) Disposicion controladora para proporcionar comunicacion de datos entre una pluralidad de redes de area local.
GB1048377A (en) Pipe connector
JPS5798030A (en) Data processing system
JPS5738039A (en) Duplex system transmission controlling circuit
GB1143359A (en) Improvements in information processing systems
GB742289A (en) Improvements in or relating to arrangements for operatively connecting a plurality of equipments in turn with common apparatus
JPS56155432A (en) Dma control system
GB1041680A (en) Plug for a plug board

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 577006

Country of ref document: ES