ES2146576T3 - Disposicion de bucle con enganche de pase. - Google Patents

Disposicion de bucle con enganche de pase.

Info

Publication number
ES2146576T3
ES2146576T3 ES91100716T ES91100716T ES2146576T3 ES 2146576 T3 ES2146576 T3 ES 2146576T3 ES 91100716 T ES91100716 T ES 91100716T ES 91100716 T ES91100716 T ES 91100716T ES 2146576 T3 ES2146576 T3 ES 2146576T3
Authority
ES
Spain
Prior art keywords
hitch
pass
loop arrangement
dual
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES91100716T
Other languages
English (en)
Inventor
David Lawrence Archer
Timothy Charles Rayner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Nokia Inc
Original Assignee
Alcatel SA
Nokia Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel SA, Nokia Inc filed Critical Alcatel SA
Application granted granted Critical
Publication of ES2146576T3 publication Critical patent/ES2146576T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0623—Synchronous multiplexing systems, e.g. synchronous digital hierarchy/synchronous optical network (SDH/SONET), synchronisation with a pointer process

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)
  • Materials For Medical Uses (AREA)
  • Dc Digital Transmission (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)

Abstract

LA INVENCION PUEDE USARSE PARA EXTRAER INFORMACION EN UN SISTEMA DE TRANSMISION DE JERARQUIA DIGITAL SINCRONICA (JDS) Y SE REFIERE A LA EXTRACCION DE INFORMACION DE UNA CORRIENTE DE DATOS PCM. ES DESEABLE SUMINISTRAR UN METODO DE FILTRACION DUAL PARA UN SISTEMA QUE TIENE UNA JUSTIFICACION DEL INDICE DE DATOS DUAL SENCILLA QUE UTILIZA COMPONENTES MINIMOS. PARA OBTENER UN CIRCUITO RELATIVAMENTE SENCILLO, UNA UNICA FUENTE OSCILADORA CONTROLADA ES USADA PARA TEMPORIZAR LA CORRIENTE DE SALIDA DE DATOS.
ES91100716T 1990-03-14 1991-01-22 Disposicion de bucle con enganche de pase. Expired - Lifetime ES2146576T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AUPJ910490 1990-03-14

Publications (1)

Publication Number Publication Date
ES2146576T3 true ES2146576T3 (es) 2000-08-16

Family

ID=3774550

Family Applications (1)

Application Number Title Priority Date Filing Date
ES91100716T Expired - Lifetime ES2146576T3 (es) 1990-03-14 1991-01-22 Disposicion de bucle con enganche de pase.

Country Status (7)

Country Link
US (1) US5255293A (es)
EP (1) EP0450269B1 (es)
JP (1) JPH0738545A (es)
AT (1) ATE193791T1 (es)
CA (1) CA2038102C (es)
DE (1) DE69132247T2 (es)
ES (1) ES2146576T3 (es)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI90709C (fi) * 1992-02-14 1994-03-10 Nokia Telecommunications Oy Järjestely osoitinvärinän vaimentamiseksi desynkronisaattorissa
US5691976A (en) * 1992-04-02 1997-11-25 Applied Digital Access Performance monitoring and test system for a telephone network
FI90486C (fi) * 1992-06-03 1999-08-11 Nokia Telecommunications Oy Menetelmä ja laite synkronisessa digitaalisessa tietoliikennejärjestelmässä suoritettavan elastisen puskuroinnin toteuttamiseksi
GB9323187D0 (en) * 1993-11-10 1994-01-05 Northern Telecom Ltd Pointer justification even leak control
IT1265424B1 (it) * 1993-12-22 1996-11-22 Alcatel Italia Metodo e disposizione ciruitale di realizzazione della funzione di hpa negli apparati sdh
US5883900A (en) * 1994-03-23 1999-03-16 Gpt Limited Telecommunications transmission
GB9405748D0 (en) * 1994-03-23 1994-05-11 Plessey Telecomm Complementary justification algorithm
US5757872A (en) * 1994-11-30 1998-05-26 Lucent Technologies Inc. Clock recovery circuit
DE4442506A1 (de) * 1994-11-30 1996-06-05 Sel Alcatel Ag Synchronisierungsüberachung in einem Netzwerk
US6202108B1 (en) * 1997-03-13 2001-03-13 Bull S.A. Process and system for initializing a serial link between two integrated circuits comprising a parallel-serial port using two clocks with different frequencies
DE69735527D1 (de) 1997-05-02 2006-05-11 Lsi Logic Corp Digitales Verfahren zur adaptiven Taktrückgewinnung
US6370158B1 (en) * 1997-11-14 2002-04-09 Wireless Facilities, Inc. Wireless T/E Transceiver frame signaling subcontroller
DE19943779A1 (de) 1999-09-13 2001-03-22 Siemens Ag Anordnung zum Synchronisieren von über ein Kommunikationsnetz gekoppelten Kommunikationssystemkomponenten
US6463111B1 (en) * 2001-05-25 2002-10-08 Transwitch Corporaton Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from the data portion of an STS-STM payload
DE10136662A1 (de) * 2001-07-27 2003-02-13 Siemens Ag Verfahren und Anordnung zur Anpassung der Taktraten digitaler Signale
US6910145B2 (en) * 2001-12-13 2005-06-21 Emc Corporation Data transmission across asynchronous clock domains
US7123675B2 (en) * 2002-09-25 2006-10-17 Lucent Technologies Inc. Clock, data and time recovery using bit-resolved timing registers
US8094562B1 (en) * 2004-06-24 2012-01-10 Cypress Semiconductor Corporation Transmission of a continuous datastream through a re-clocked frame-based transport network
US20070220184A1 (en) * 2006-03-17 2007-09-20 International Business Machines Corporation Latency-locked loop (LLL) circuit, buffer including the circuit, and method of adjusting a data rate
US7984209B1 (en) * 2006-12-12 2011-07-19 Altera Corporation Data interface methods and circuitry with reduced latency

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE414104B (sv) * 1978-10-13 1980-07-07 Ellemtel Utvecklings Ab Digital faslast slinga
US4347620A (en) * 1980-09-16 1982-08-31 Northern Telecom Limited Method of and apparatus for regenerating a signal frequency in a digital signal transmission system
DE3309270A1 (de) * 1983-03-15 1984-09-20 Siemens AG, 1000 Berlin und 8000 München Synchronisation nachziehbarer taktoszillatoren bei der uebertragung digitaler signale
US4876700A (en) * 1986-04-16 1989-10-24 E. F. Johnson Company Data demodulator
US4791652A (en) * 1987-06-04 1988-12-13 Northern Telecom Limited Synchronization of asynchronous data signals
US4882754A (en) * 1987-08-25 1989-11-21 Digideck, Inc. Data compression system and method with buffer control

Also Published As

Publication number Publication date
JPH0738545A (ja) 1995-02-07
CA2038102C (en) 1996-04-16
DE69132247T2 (de) 2000-12-21
ATE193791T1 (de) 2000-06-15
CA2038102A1 (en) 1991-09-15
EP0450269B1 (en) 2000-06-07
US5255293A (en) 1993-10-19
EP0450269A2 (en) 1991-10-09
DE69132247D1 (de) 2000-07-13
EP0450269A3 (es) 1994-03-30

Similar Documents

Publication Publication Date Title
ES2146576T3 (es) Disposicion de bucle con enganche de pase.
FI932349A0 (fi) Digitalisk transmissionsanordning och direkt mottagare
DE69025979D1 (de) Synchrones optisches Übertragungssystem
EP0244122A3 (en) Clock recovery digital phase-locked loop
CA2066037A1 (en) Digital phase-locked loop biphase demodulating method and apparatus
GB2257603B (en) SDH data transmission timing
GB2253973B (en) Multiplex data ring transmission
KR930703768A (ko) 비동기성 전송 모드인 디지탈 원거리통신망 단말 장비의 동기화 장치
AU582317B2 (en) Method and arrangement for extracting an auxiliary data clock from the clock and/or the clock-phase of a synchronous or plesiochronous digital signal
CA2055823A1 (en) Clock information transmitting device and clock information receiving device
DE3360307D1 (en) Digital telecommunication system
EP0742653A3 (en) PDH/SDH signal processor with dual mode clock generator
EP0374537A3 (de) Demultiplexer mit Schaltung zur Verringerung des Wartezeitjitters
GB2296397A (en) Digital phase locked loop
ES2070978T3 (es) Procedimiento para la transmision de señales de 1544 o 6312-kbits/s a traves de recorridos de 2048 u 8448-kbits/s en una jerarquia multiplex digital sincrona.
ATE120061T1 (de) Synchronisiereinrichtung für ein digitalsignal.
GB1527732A (en) Digital phase locked loop
EP0492549A3 (en) Method for the reduction of phase noise introduced by the sdh network (synchronous digital hierarchy network) by pointer justification and integrated circuits for the implementation of the method
DE3782995D1 (de) Verfahren und schaltungsanordnung zum synchronisieren eines taktgenerators.
ES2081897T3 (es) Etapa de salida sobre una union serie sincrona, en particular para tarjeta de interface numerica que equipa una central telefonica, y central telefonica equipada con tales tarjetas de interface.
DK0498177T3 (da) Fremgangsmåde og indretning til frembringelse af et sende-multiplexsignal og til synkronisering af et modtage-multiplexsign
FR2662885B1 (fr) Dispositif de multiplexage temporel de trains numeriques plesiochrones.
JPS57116459A (en) Clock regenerating circuit
JPS6461135A (en) Multiplexed pcm signal repeater
ATE130982T1 (de) Phasenregelkreis.

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 450269

Country of ref document: ES