ES2148197T3 - Metodo de resecuenciacion y dispositivo de resecuenciacion que realiza tal metodo. - Google Patents

Metodo de resecuenciacion y dispositivo de resecuenciacion que realiza tal metodo.

Info

Publication number
ES2148197T3
ES2148197T3 ES93201896T ES93201896T ES2148197T3 ES 2148197 T3 ES2148197 T3 ES 2148197T3 ES 93201896 T ES93201896 T ES 93201896T ES 93201896 T ES93201896 T ES 93201896T ES 2148197 T3 ES2148197 T3 ES 2148197T3
Authority
ES
Spain
Prior art keywords
packages
station
receiving station
sequence
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES93201896T
Other languages
English (en)
Inventor
Robert Nicolas Louis Peschi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Nokia Inc
Original Assignee
Alcatel SA
Nokia Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel SA, Nokia Inc filed Critical Alcatel SA
Application granted granted Critical
Publication of ES2148197T3 publication Critical patent/ES2148197T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/16—Arrangements for providing special services to substations
    • H04L12/18—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast
    • H04L12/1881—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast with schedule organisation, e.g. priority, sequence management
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/201—Multicast operation; Broadcast operation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5645—Connectionless
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/565—Sequence integrity

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

EL DISPOSITIVO DE RESECUENCIACION RESECUENCIA LOS PAQUETES DE INFORMACION DE UNA CORRIENTE DE INFORMACION TRASMITIDA DESDE UNA ESTACION TRASMISORA (IWU1) A UNA ESTACION RECEPTORA (IWU2) SOBRE UNA RED (SMDS). ESTA CORRIENTE DE INFORMACION INCLUYE UNOS PRIMEROS PAQUETES QUE PUEDEN RECIBIRSE EN LA ESTACION RECEPTORA FUERA DE SECUENCIA CON RESPECTO A LOS MISMOS PAQUETES ENTRE SI O CON RESPECTO A SEGUNDOS PAQUETES QUE SON SIEMPRE RECIBIDOS EN SECUENCIA. LA RED ES POR EJEMPLO UNA RED DE SERVICIOS DE DATOS DE MEGABIT CONMUTADA EN LA QUE LOS PRIMEROS PAQUETES TIENEN UNA DIRECCION DE GRUPO Y SE TRASMITEN DESDE LA ESTACION TRASMISORA A LA ESTACION RECEPTORA Y A OTRAS ESTACIONES RECEPTORAS (IWU2, IWU3) QUE PERTENECEN AL MISMO GRUPO, Y LOS SEGUNDOS PAQUETES TIENEN UNA DIRECCION INDIVIDUAL Y SE TRASMITEN DESDE LA ESTACION TRASMISORA A LA ESTACION RECEPTORA. LA ESTACION TRASMISORA INCLUYE UN CIRCUITO CONTADOR (C1) QUE SUMINISTRA UN VALOR DE CONTADOR Y UN CIRCUITO DE PROCESAMIENTO (P1) QUE ASIGNA EL VALORDEL CONTADOR A LOS SEGUNDOS PAQUETES Y EL VALOR DEL CONTADOR INCREMENTADO POR UNO A LOS PRIMEROS PAQUETES. DE ESTA FORMA LOS NUMEROS DE SECUENCIA DE LOS PRIMEROS PAQUETES FORMAN SERIES MONOTONAS ASCENDENTES Y LOS SEGUNDOS PAQUETES TIENEN NUMERO DE SECUENCIA IGUALES AL NUMERO DE SECUENCIA DEL PRIMER PAQUETE PRECEDENTE. EN BASE A ELLO, LOS PAQUETES PUEDEN RESECUENCIARSE FACILMENTE MEDIANTE UN SEGUNDO CIRCUITO DE PROCESAMIENTO (P2) SITUADO EN LA ESTACION RECEPTORA, Y QUE PARA ELLO UTILIZA UN SEGUNDO CIRCUITO CONTADOR (C2), UN TEMPORIZADOR (T) Y UN BUFFER (B).
ES93201896T 1993-06-29 1993-06-29 Metodo de resecuenciacion y dispositivo de resecuenciacion que realiza tal metodo. Expired - Lifetime ES2148197T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP93201896A EP0633678B1 (en) 1993-06-29 1993-06-29 Resequencing method and resequencing device realizing such a method

Publications (1)

Publication Number Publication Date
ES2148197T3 true ES2148197T3 (es) 2000-10-16

Family

ID=8213938

Family Applications (1)

Application Number Title Priority Date Filing Date
ES93201896T Expired - Lifetime ES2148197T3 (es) 1993-06-29 1993-06-29 Metodo de resecuenciacion y dispositivo de resecuenciacion que realiza tal metodo.

Country Status (6)

Country Link
US (1) US5548593A (es)
EP (1) EP0633678B1 (es)
AU (1) AU677840B2 (es)
CA (1) CA2126916A1 (es)
DE (1) DE69329059T2 (es)
ES (1) ES2148197T3 (es)

Families Citing this family (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6147996A (en) 1995-08-04 2000-11-14 Cisco Technology, Inc. Pipelined multiple issue packet switch
JPH0974419A (ja) * 1995-09-06 1997-03-18 Fujitsu Ltd 複数データユニットを用いてメッセージを伝送する通信システムにおける同時発生メッセージ制御方式
FI955814A7 (fi) * 1995-12-01 1997-06-02 Nokia Telecommunications Oy Solujen osoitus ATM-järjestelmän soluvirrassa
JPH09270804A (ja) * 1996-04-03 1997-10-14 Toshiba Corp Ａｔｍ交換機
US6308148B1 (en) 1996-05-28 2001-10-23 Cisco Technology, Inc. Network flow data export
US5963551A (en) * 1996-09-30 1999-10-05 Innomedia Pte Ltd. System and method for dynamically reconfigurable packet transmission
US7751370B2 (en) 2001-07-13 2010-07-06 Qualcomm Incorporated Method and apparatus for forward link rate scheduling
US5928331A (en) * 1997-10-30 1999-07-27 Matsushita Electric Industrial Co., Ltd. Distributed internet protocol-based real-time multimedia streaming architecture
KR100290729B1 (ko) * 1998-01-07 2001-05-15 클라크 3세 존 엠. 유에스비 등시 데이타를 전송 및 수신하는 장치 및 방법
US6122743A (en) * 1998-03-31 2000-09-19 Siemens Information And Communication Networks, Inc. System for providing enhanced security for transactions transmitted through a distributed network
FR2788183B1 (fr) * 1998-12-31 2001-03-30 Cit Alcatel Procede de resequencement de blocs de donnees, dans un systeme de commutation asynchrone, blocs de donnees, element de commutation et module terminal correspondants
US6427196B1 (en) 1999-08-31 2002-07-30 Intel Corporation SRAM controller for parallel processor architecture including address and command queue and arbiter
US6983350B1 (en) 1999-08-31 2006-01-03 Intel Corporation SDRAM controller for parallel processor architecture
US6668317B1 (en) 1999-08-31 2003-12-23 Intel Corporation Microengine for parallel processor architecture
HK1046049A1 (zh) 1999-09-01 2002-12-20 Intel Corporation 用於多线程处理器的分支指令
US7191309B1 (en) 1999-09-01 2007-03-13 Intel Corporation Double shift instruction for micro engine used in multithreaded parallel processor architecture
WO2001016702A1 (en) 1999-09-01 2001-03-08 Intel Corporation Register set used in multithreaded parallel processor architecture
US6532509B1 (en) * 1999-12-22 2003-03-11 Intel Corporation Arbitrating command requests in a parallel multi-threaded processing system
US6694380B1 (en) 1999-12-27 2004-02-17 Intel Corporation Mapping requests from a processing unit that uses memory-mapped input-output space
US7620702B1 (en) 1999-12-28 2009-11-17 Intel Corporation Providing real-time control data for a network processor
US6307789B1 (en) 1999-12-28 2001-10-23 Intel Corporation Scratchpad memory
US6631430B1 (en) 1999-12-28 2003-10-07 Intel Corporation Optimizations to receive packet status from fifo bus
US6625654B1 (en) 1999-12-28 2003-09-23 Intel Corporation Thread signaling in multi-threaded network processor
US6661794B1 (en) 1999-12-29 2003-12-09 Intel Corporation Method and apparatus for gigabit packet assignment for multithreaded packet processing
US6584522B1 (en) 1999-12-30 2003-06-24 Intel Corporation Communication between processors
US7480706B1 (en) 1999-12-30 2009-01-20 Intel Corporation Multi-threaded round-robin receive for fast network port
US6952824B1 (en) 1999-12-30 2005-10-04 Intel Corporation Multi-threaded sequenced receive for fast network port stream of packets
US6976095B1 (en) 1999-12-30 2005-12-13 Intel Corporation Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch
US6381242B1 (en) * 2000-08-29 2002-04-30 Netrake Corporation Content processor
US7681018B2 (en) 2000-08-31 2010-03-16 Intel Corporation Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set
US7020871B2 (en) 2000-12-21 2006-03-28 Intel Corporation Breakpoint method for parallel hardware threads in multithreaded processor
US6934760B1 (en) * 2001-02-04 2005-08-23 Cisco Technology, Inc. Method and apparatus for resequencing of packets into an original ordering using multiple resequencing components
US6832261B1 (en) 2001-02-04 2004-12-14 Cisco Technology, Inc. Method and apparatus for distributed resequencing and reassembly of subdivided packets
US7092393B1 (en) 2001-02-04 2006-08-15 Cisco Technology, Inc. Method and apparatus for distributed reassembly of subdivided packets using multiple reassembly components
US6868476B2 (en) 2001-08-27 2005-03-15 Intel Corporation Software controlled content addressable memory in a general purpose execution datapath
US7216204B2 (en) 2001-08-27 2007-05-08 Intel Corporation Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment
US7487505B2 (en) 2001-08-27 2009-02-03 Intel Corporation Multithreaded microprocessor with register allocation based on number of active threads
US7225281B2 (en) 2001-08-27 2007-05-29 Intel Corporation Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms
US7126952B2 (en) 2001-09-28 2006-10-24 Intel Corporation Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method
US7889742B2 (en) * 2001-09-29 2011-02-15 Qualcomm, Incorporated Method and system for improving data throughput
US8089940B2 (en) 2001-10-05 2012-01-03 Qualcomm Incorporated Method and system for efficient and reliable data packet transmission
US7158964B2 (en) 2001-12-12 2007-01-02 Intel Corporation Queue management
US7107413B2 (en) 2001-12-17 2006-09-12 Intel Corporation Write queue descriptor count instruction for high speed queuing
US7269179B2 (en) 2001-12-18 2007-09-11 Intel Corporation Control mechanisms for enqueue and dequeue operations in a pipelined network processor
US7895239B2 (en) 2002-01-04 2011-02-22 Intel Corporation Queue arrays in network devices
US7181573B2 (en) 2002-01-07 2007-02-20 Intel Corporation Queue array caching in network devices
US6934951B2 (en) 2002-01-17 2005-08-23 Intel Corporation Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section
US7181594B2 (en) 2002-01-25 2007-02-20 Intel Corporation Context pipelines
US7610451B2 (en) 2002-01-25 2009-10-27 Intel Corporation Data transfer mechanism using unidirectional pull bus and push bus
US7149226B2 (en) 2002-02-01 2006-12-12 Intel Corporation Processing data packets
FR2837055B1 (fr) * 2002-03-06 2004-06-11 Viaccess Sa Protocole de controle d'acces, par plages de durees specifiques, a des informations embrouillees
US7437724B2 (en) 2002-04-03 2008-10-14 Intel Corporation Registers for data transfers
US7337275B2 (en) 2002-08-13 2008-02-26 Intel Corporation Free list and ring data structure management
US7352769B2 (en) 2002-09-12 2008-04-01 Intel Corporation Multiple calendar schedule reservation structure and method
US7433307B2 (en) 2002-11-05 2008-10-07 Intel Corporation Flow control in a network environment
US7051245B2 (en) * 2002-11-30 2006-05-23 International Business Machines Corporation System and method for handling out-of-order data supplied by a real-time feed
US6941438B2 (en) 2003-01-10 2005-09-06 Intel Corporation Memory interleaving
US7443836B2 (en) 2003-06-16 2008-10-28 Intel Corporation Processing a data packet
US7213099B2 (en) 2003-12-30 2007-05-01 Intel Corporation Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches
US7480308B1 (en) 2004-03-29 2009-01-20 Cisco Technology, Inc. Distributing packets and packets fragments possibly received out of sequence into an expandable set of queues of particular use in packet resequencing and reassembly
US9014192B2 (en) 2005-03-21 2015-04-21 Qualcomm Incorporated Method and apparatus for improving data transmission reliability in a wireless communications system
US7965708B2 (en) * 2005-06-07 2011-06-21 Cisco Technology, Inc. Method and apparatus for using meta-packets in a packet processing system
WO2007063585A1 (ja) * 2005-11-30 2007-06-07 Fujitsu Limited 通信装置およびフレーム制御方法
US20090168723A1 (en) * 2007-11-27 2009-07-02 Qualcomm Incorporated Method and apparatus for handling out-of-order packets during handover in a wireless communication system
US9729350B1 (en) * 2010-05-07 2017-08-08 Amazon Technologies, Inc. Maintaining packet order in network flows over an autonomous network

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55140347A (en) * 1979-04-20 1980-11-01 Oki Electric Ind Co Ltd Information sequence security system
US4858941A (en) * 1987-07-23 1989-08-22 Becker John H Tire spray control device
WO1991002419A1 (en) * 1989-08-09 1991-02-21 Alcatel N.V. Resequencing system for a switching node
DE3942977A1 (de) * 1989-12-23 1991-06-27 Standard Elektrik Lorenz Ag Verfahren zum wiederherstellen der richtigen zellfolge, insbesondere in einer atm-vermittlungsstelle, sowie ausgangseinheit hierfuer
DE4008078A1 (de) * 1990-03-14 1991-09-19 Standard Elektrik Lorenz Ag Kopierfaehige atm-vermittlungsstelle
DE4008080A1 (de) * 1990-03-14 1991-09-19 Standard Elektrik Lorenz Ag Atm-vermittlungsstelle

Also Published As

Publication number Publication date
AU6479494A (en) 1995-01-12
DE69329059T2 (de) 2001-03-22
EP0633678A1 (en) 1995-01-11
DE69329059D1 (de) 2000-08-24
AU677840B2 (en) 1997-05-08
US5548593A (en) 1996-08-20
EP0633678B1 (en) 2000-07-19
CA2126916A1 (en) 1994-12-30

Similar Documents

Publication Publication Date Title
ES2148197T3 (es) Metodo de resecuenciacion y dispositivo de resecuenciacion que realiza tal metodo.
CA2054355C (en) Data channel scheduling discipline arrangement and method
ES2167857T3 (es) Procedimiento para transmitir paquetes de datos y elemento de red adecuado para ejecutar el procedimiento.
ES2169728T3 (es) Procedimiento y aparato para preservar la formacion de secuencias de paquetes en un sistema de transmision de paquetes.
AR030054A1 (es) Metodo y aparato para participar en servicios de comunicaciones en grupo en un sistema de comunicaciones existente
ES2009055A6 (es) Transmision rapida de datos en paquetes para redes digitales.
KR930702837A (ko) 주변장치 및 마스터 장치간을 통신시키기 위한 데이타 전송 방법 및 장치
JPH0638609B2 (ja) データパケツトソータ
ES8303854A1 (es) Una disposicion de red de comunicaciones de datos en serie, junto con un metodo correspondiente.
ES2091806T3 (es) Dispositivo para la busqueda de ruta de mensajes empaquetados.
US4707693A (en) Through-traffic priority protocol in a communications system
GB2290004A (en) Message routing
DE59209931D1 (de) Verfahren zur Behandlung der im Kopfteil von im asynchronen Transfermodus übertragenen Nachrichtenzellen enthaltenden Informationen
KR840003169A (ko) 데이터전송 네트 워어크
US3564149A (en) Toll telephone system having an electronic data processor
PT1419623E (pt) Transferencia de pacotes de dados num sistema de radiocomunicacoes com utilizacao de um processo harq (hybrid automatic repeat request)
MX9101085A (es) Un metodo y un dispositivo para dirigir destino y fuente en una red de paquete
NO306139B1 (no) Interaktivt system for kommunikasjon og transport av stillbilder
GB1499010A (en) Transmission of digital information signals together with a preceding address signal
DE3566766D1 (en) Circuit arrangement for telecommunication exchanges, in particular for telephone exchanges, with information processing networks and traffic measuring devices
GB2269513A (en) Signalling network management
KR960701548A (ko) 국지 통신 시스템 및 이 시스템에서 사용되는 스테이션(Local communication system and station for use in such a system)
US3546391A (en) Satellite telephone systems with separate message circuits and signalling channels
Oki et al. Tandem-crosspoint ATM switch with input and output buffers
ES2246518T3 (es) Dispositivo para la conexion exclusiva entre una red y un puesto de usuario, por ejemplo entre una red de telecomunicacion y un puesto telefonico.

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 633678

Country of ref document: ES