ES2183468T3 - Procesador de transporte inverso con circuito de direccionamiento de memoria. - Google Patents

Procesador de transporte inverso con circuito de direccionamiento de memoria.

Info

Publication number
ES2183468T3
ES2183468T3 ES99120648T ES99120648T ES2183468T3 ES 2183468 T3 ES2183468 T3 ES 2183468T3 ES 99120648 T ES99120648 T ES 99120648T ES 99120648 T ES99120648 T ES 99120648T ES 2183468 T3 ES2183468 T3 ES 2183468T3
Authority
ES
Spain
Prior art keywords
investor
memory address
address circuit
memory access
direct memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES99120648T
Other languages
English (en)
Inventor
Kevin Elliot Bridgewater
Michael Scott Deiss
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Technicolor USA Inc
Original Assignee
Thomson Consumer Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=26926333&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ES2183468(T3) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US08/232,789 external-priority patent/US5521979A/en
Priority claimed from US08/232,787 external-priority patent/US5475754A/en
Application filed by Thomson Consumer Electronics Inc filed Critical Thomson Consumer Electronics Inc
Application granted granted Critical
Publication of ES2183468T3 publication Critical patent/ES2183468T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41—Structure of client; Structure of client peripherals
    • H04N21/426—Internal components of the client ; Characteristics thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/434—Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/16—Analogue secrecy systems; Analogue subscription systems
    • H04N7/162—Authorising the user terminal, e.g. by paying; Registering the use of a subscription channel, e.g. billing
    • H04N7/163—Authorising the user terminal, e.g. by paying; Registering the use of a subscription channel, e.g. billing by receiver means only

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
  • Television Systems (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Television Signal Processing For Recording (AREA)
  • Storage Device Security (AREA)
  • Multi Processors (AREA)

Abstract

La presente invención se refiere a un aparato en un procesador de transferencia de señales de audio/vídeo para procesar paquetes multiplexados de división de tiempo que incluye señales de componentes de programa con paquetes respectivos que incluyen una carga de datos de componentes y una cabeza con un identificador de componente. El aparato incluye circuitos de acceso directo de memoria (78 - 98) destinados a detectar dichos identificadores para generar secuencias de direcciones de acceso de memoria directa para escribir cargas de datos de componentes en boques mutuamente exclusivos de dicha memoria intermedia. Esta invención se utiliza en un procesador de transferencia inversa.
ES99120648T 1994-04-22 1995-04-12 Procesador de transporte inverso con circuito de direccionamiento de memoria. Expired - Lifetime ES2183468T3 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/232,789 US5521979A (en) 1994-04-22 1994-04-22 Packet video signal inverse transport system
US08/232,787 US5475754A (en) 1994-04-22 1994-04-22 Packet video signal inverse transport processor memory address circuitry

Publications (1)

Publication Number Publication Date
ES2183468T3 true ES2183468T3 (es) 2003-03-16

Family

ID=26926333

Family Applications (2)

Application Number Title Priority Date Filing Date
ES99120648T Expired - Lifetime ES2183468T3 (es) 1994-04-22 1995-04-12 Procesador de transporte inverso con circuito de direccionamiento de memoria.
ES95105541T Expired - Lifetime ES2146677T3 (es) 1994-04-22 1995-04-12 Procesador de transporte inverso con circuito de direccionamiento de memoria.

Family Applications After (1)

Application Number Title Priority Date Filing Date
ES95105541T Expired - Lifetime ES2146677T3 (es) 1994-04-22 1995-04-12 Procesador de transporte inverso con circuito de direccionamiento de memoria.

Country Status (12)

Country Link
EP (2) EP0679028B1 (es)
JP (2) JP3495454B2 (es)
KR (2) KR100343819B1 (es)
CN (2) CN1100438C (es)
BR (1) BR9501735A (es)
CA (1) CA2146472C (es)
DE (2) DE69529001T2 (es)
ES (2) ES2183468T3 (es)
MY (2) MY115173A (es)
PT (2) PT971538E (es)
RU (1) RU2145728C1 (es)
TR (1) TR28547A (es)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0166935B1 (ko) * 1994-11-23 1999-03-20 구자홍 엠펙2 트랜스포트 디코더 장치
US5898695A (en) * 1995-03-29 1999-04-27 Hitachi, Ltd. Decoder for compressed and multiplexed video and audio data
US5899578A (en) * 1995-12-25 1999-05-04 Sony Corporation Digital signal processor, processing method, digital signal recording/playback device and digital signal playback method
JP3269768B2 (ja) * 1996-01-16 2002-04-02 株式会社東芝 ディジタル信号受信装置
JP4033493B2 (ja) * 1996-05-06 2008-01-16 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴイ 情報へのアクセスを管理するセキュリティ装置と協働するように構成される受信機
CA2204828C (en) * 1996-05-10 2004-11-23 Ray Nuber Error detection and recovery for high rate isochronous data in mpeg-2 data streams
FR2752350B1 (fr) * 1996-08-09 2001-06-08 Thomson Multimedia Sa Procede d'extraction de donnees dans un systeme de transmission cyclique et dispositif de mise en oeuvre
CA2216573C (en) * 1996-10-01 2006-03-14 Sony Corporation Digital tuner having ieee 1394 serial bus interface for providing a plurality of selected programs as a functional unit
US6226291B1 (en) * 1996-11-01 2001-05-01 Texas Instruments Incorporated Transport stream packet parser system
US6414726B1 (en) 1996-11-01 2002-07-02 Texas Instruments Incorporated Device for identifying packets of digital data and a receiver for digital television signals equipped with such a device
GB2329802B (en) * 1997-06-28 1999-08-18 United Microelectronics Corp Adaptive-selection method for memory access priority control in MPEG processor
EP0893913A1 (en) * 1997-07-24 1999-01-27 CANAL+ Société Anonyme Digital transport stream processing
AU8759798A (en) * 1997-08-01 1999-02-22 Scientific-Atlanta, Inc. Mechanism and apparatus for encapsulation of entitlement authorization in conditional access system
JP3578913B2 (ja) * 1997-09-29 2004-10-20 松下電器産業株式会社 データ一致検出装置，及びデータ選別装置
JP3389843B2 (ja) 1997-10-17 2003-03-24 日本電気株式会社 情報処理装置におけるデジタル放送受信システム
NL1007453C2 (nl) * 1997-11-05 1999-05-07 United Microelectronics Corp Zich aanpassende kieswerkwijze voor het regelen van de geheugentoegangsprioriteit in een MPEG-processor.
US6189094B1 (en) * 1998-05-27 2001-02-13 Arm Limited Recirculating register file
US6621817B1 (en) 1999-07-06 2003-09-16 Texas Instruments Incorporated Transport packet parser
EP1096714A3 (en) * 1999-10-29 2003-04-09 Matsushita Electric Industrial Co., Ltd. Contents data conversion apparatus and method, and record medium storing contents data conversion program
ID30311A (id) 1999-11-17 2001-11-22 Sony Corp Perangkat pemrosesan sinyal digital, sistemnya, dan metode yang menyediakan fungsi perluasan
ES2223820T3 (es) * 2000-04-13 2005-03-01 Qvc, Inc. Sistema y metodo para la difusionm digital de fijacion de objetivos de contenido de audio.
DE10035707A1 (de) * 2000-07-21 2002-01-31 Scm Microsystems Gmbh Digitales Aufnahme-und Weidergabeverfahren
EP1193608B1 (en) * 2000-09-27 2006-12-20 Texas Instruments Incorporated Apparatus and method for a sorting mode in a direct memory access controller of a digital signal processor
US6775254B1 (en) * 2000-11-09 2004-08-10 Qualcomm Incorporated Method and apparatus for multiplexing high-speed packet data transmission with voice/data transmission
FR2819139B1 (fr) * 2001-01-03 2003-03-28 Canal Plus Technologies Procede et dispositif de gestion d'informations dans un systeme de communication interactif
US7564460B2 (en) * 2001-07-16 2009-07-21 Microsoft Corporation Systems and methods for providing intermediate targets in a graphics system
US6868125B2 (en) * 2001-11-29 2005-03-15 Thomson Licensing S.A. Transport stream to program stream conversion
JP2003333024A (ja) * 2002-05-09 2003-11-21 Nec Corp 暗号化／復号化システム及びその暗号解読防止／改竄防止方法
PL376088A1 (en) * 2002-12-30 2005-12-12 Koninklijke Philips Electronics N.V. Method of transmitting interactive television
US7213103B2 (en) 2004-04-22 2007-05-01 Apple Inc. Accessing data storage systems without waiting for read errors
US7366865B2 (en) * 2004-09-08 2008-04-29 Intel Corporation Enqueueing entries in a packet queue referencing packets
JP4667108B2 (ja) 2005-04-11 2011-04-06 パナソニック株式会社 データ処理装置
US7523146B2 (en) 2005-06-21 2009-04-21 Apple Inc. Apparatus and method for peer-to-peer N-way synchronization in a decentralized environment
US8495015B2 (en) 2005-06-21 2013-07-23 Apple Inc. Peer-to-peer syncing in a decentralized environment
US7861012B2 (en) 2006-03-01 2010-12-28 Panasonic Corporation Data transmitting device and data transmitting method
US7797670B2 (en) 2006-04-14 2010-09-14 Apple Inc. Mirrored file system
US7860826B2 (en) 2006-08-04 2010-12-28 Apple Inc. Method and system for using global equivalency sets to identify data during peer-to-peer synchronization
US7657769B2 (en) 2007-01-08 2010-02-02 Marcy M Scott N-way synchronization of data
US7924456B1 (en) * 2007-01-12 2011-04-12 Broadbus Technologies, Inc. Data distribution and buffering
US7760562B2 (en) 2008-03-13 2010-07-20 Qualcomm Incorporated Address multiplexing in pseudo-dual port memory
CN114595105B (zh) * 2022-05-09 2022-08-05 深圳佰维存储科技股份有限公司 Psn唯一性设计方法、装置、可读存储介质及电子设备

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU1061606A1 (ru) * 1979-09-05 1984-06-30 Предприятие П/Я Р-6429 Микроэлектронна вычислительна машина
US4965825A (en) 1981-11-03 1990-10-23 The Personalized Mass Media Corporation Signal processing apparatus and methods
JPH0731615B2 (ja) * 1986-04-18 1995-04-10 日本電気株式会社 情報処理装置
US4866770A (en) * 1986-07-08 1989-09-12 Scientific Atlanta, Inc. Method and apparatus for communication of video, audio, teletext, and data to groups of decoders in a communication system
US5168356A (en) * 1991-02-27 1992-12-01 General Electric Company Apparatus for segmenting encoded video signal for transmission
US5289276A (en) 1992-06-19 1994-02-22 General Electric Company Method and apparatus for conveying compressed video data over a noisy communication channel
US5990927A (en) * 1992-12-09 1999-11-23 Discovery Communications, Inc. Advanced set top terminal for cable television delivery systems

Also Published As

Publication number Publication date
DE69529001D1 (de) 2003-01-09
EP0679028A2 (en) 1995-10-25
MY115173A (en) 2003-04-30
EP0679028B1 (en) 2000-05-31
MY121258A (en) 2006-01-28
HK1018564A1 (en) 1999-12-24
TR28547A (tr) 1996-09-30
EP0679028A3 (en) 1996-04-24
CN1111867A (zh) 1995-11-15
KR100343819B1 (ko) 2002-11-30
CN1113534C (zh) 2003-07-02
ES2146677T3 (es) 2000-08-16
JP3690737B2 (ja) 2005-08-31
DE69517240T2 (de) 2000-10-26
CA2146472C (en) 2007-10-09
PT679028E (pt) 2000-11-30
RU2145728C1 (ru) 2000-02-20
JP2002135739A (ja) 2002-05-10
DE69529001T2 (de) 2003-10-09
CN1208307A (zh) 1999-02-17
EP0971538B1 (en) 2002-11-27
CN1100438C (zh) 2003-01-29
JPH07297855A (ja) 1995-11-10
JP3495454B2 (ja) 2004-02-09
RU95106681A (ru) 1997-01-27
KR100343821B1 (ko) 2002-07-20
CA2146472A1 (en) 1995-10-23
EP0971538A3 (en) 2000-07-19
DE69517240D1 (de) 2000-07-06
PT971538E (pt) 2003-03-31
BR9501735A (pt) 1995-11-14
EP0971538A2 (en) 2000-01-12
KR950035437A (ko) 1995-12-30

Similar Documents

Publication Publication Date Title
ES2183468T3 (es) Procesador de transporte inverso con circuito de direccionamiento de memoria.
KR910006999A (ko) 반도체 기억 장치
NO870415D0 (no) Datamaskinsystem.
HK27491A (en) Improved memory access system
TW359776B (en) Data processor and data processing system
CA2388740A1 (en) Sdram controller for parallel processor architecture
TW350141B (en) BICMOS cache tag comparator having redundancy and separate read and compare paths
ES495454A0 (es) Perfeccionamientos en sistemas de procesos de datos
DE60006270D1 (de) Parallele prozessorarchitektur
TW247980B (en) Packet video signal inverse transport processor memory address circuitry
KR890007173A (ko) 애드레스 버스 제어장치
KR950034206A (ko) 화상 신호 처리 장치
KR970705086A (ko) 같은 클락 사이클 동안에 캐쉬 메모리와 외부 메모리 제어기로 메모리 요청을 하는 파이프라인 마이크로프로세서(A Pipelined Microprocessor that Makes Memory Requests to a Cache Memory and an external Memory Controller During the Same Clock Cycle)
CA2116284A1 (en) Parallel Data Transfer Circuit
US6098164A (en) Microprocessor with common bus for memory and peripheral circuit having data latch generator
EP0352806A3 (en) Cache memory and access controller using such memory
SE9300914D0 (sv) Foerfarande och arrangemang vid ett datorsystem
KR970076273A (ko) 캐쉬 메모리 컨트롤러 및 이를 제공하는 방법
JPS61177700A (ja) 複合連想メモリ
KR950022168A (ko) 신호처리 시스템의 RAC(ROM and Accvmulator in Cascade)회로
KR950003990A (ko) 비디오 메모리의 데이타 억세스회로
KR960024598U (ko) 병렬 버스 시스템에서의 주소와 엑세스 무응답을 이용한 보드이상 감지회로
TW279985B (en) Improved shift register with comparator
KR910013271A (ko) 반도체 집적회로
JPS55150031A (en) Direct memory access unit