ES2723713T3 - Una estructura semiconductora y un método para formarla - Google Patents
Una estructura semiconductora y un método para formarla Download PDFInfo
- Publication number
- ES2723713T3 ES2723713T3 ES05801164T ES05801164T ES2723713T3 ES 2723713 T3 ES2723713 T3 ES 2723713T3 ES 05801164 T ES05801164 T ES 05801164T ES 05801164 T ES05801164 T ES 05801164T ES 2723713 T3 ES2723713 T3 ES 2723713T3
- Authority
- ES
- Spain
- Prior art keywords
- insulating material
- disposed
- conductive material
- openings
- semiconductor structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/14—Structure thereof only for on-demand ink jet heads
- B41J2/14016—Structure of bubble jet print heads
- B41J2/14088—Structure of heating means
- B41J2/14112—Resistive element
- B41J2/14129—Layer structure
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/16—Production of nozzles
- B41J2/1601—Production of bubble jet print heads
- B41J2/1603—Production of bubble jet print heads of the front shooter type
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/16—Production of nozzles
- B41J2/1621—Manufacturing processes
- B41J2/1626—Manufacturing processes etching
- B41J2/1628—Manufacturing processes etching dry etching
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2202/00—Embodiments of or processes related to ink-jet or thermal heads
- B41J2202/01—Embodiments of or processes related to ink-jet heads
- B41J2202/13—Heads having an integrated circuit
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Particle Formation And Scattering Control In Inkjet Printers (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
Abstract
Una estructura semiconductora (5) adecuada para dispositivos de expulsión de fluidos, que comprende: un sustrato (10) que comprende una primera superficie; un primer material aislante (25) dispuesto sobre al menos una parte de la primera superficie, el primer material aislante (25) que comprende una pluralidad de aberturas (45) que forman un camino a la primera superficie; un primer material conductor (30) dispuesto sobre el primer material aislante (25), el primer material conductor (30) que está dispuesto de modo que la pluralidad de aberturas (45) estén sustancialmente libres del primer material conductor (30); un segundo material aislante (40) dispuesto sobre el primer material conductor (30) y partes del primer material aislante (25), el segundo material aislante (40) que está dispuesto de modo que la pluralidad de aberturas (45) estén sustancialmente libres del segundo material aislante (40); y un segundo material conductor (85, 50) que está dispuesto sobre el segundo material aislante (40), caracterizado por que el segundo material conductor (85, 50) está dispuesto dentro de la pluralidad de aberturas (45) de manera que algo del segundo material conductor (85, 50) dispuesto sobre el segundo material aislante (40) está en contacto eléctrico con el sustrato (10).
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US61387104P | 2004-09-28 | 2004-09-28 | |
| US10/977,091 US7150516B2 (en) | 2004-09-28 | 2004-10-29 | Integrated circuit and method for manufacturing |
| PCT/US2005/034030 WO2006036751A2 (en) | 2004-09-28 | 2005-09-21 | Integrated circuit and method for manufacturing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2723713T3 true ES2723713T3 (es) | 2019-08-30 |
Family
ID=35962146
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES05801164T Expired - Lifetime ES2723713T3 (es) | 2004-09-28 | 2005-09-21 | Una estructura semiconductora y un método para formarla |
Country Status (15)
| Country | Link |
|---|---|
| US (2) | US7150516B2 (es) |
| EP (1) | EP1805022B1 (es) |
| KR (1) | KR101133791B1 (es) |
| CN (1) | CN101031426B (es) |
| AU (1) | AU2005289781B2 (es) |
| BR (1) | BRPI0515713B1 (es) |
| CA (1) | CA2581938C (es) |
| ES (1) | ES2723713T3 (es) |
| HU (1) | HUE044227T2 (es) |
| IL (1) | IL181708A (es) |
| MX (1) | MX2007003615A (es) |
| PL (1) | PL1805022T3 (es) |
| RU (1) | RU2378122C2 (es) |
| TW (2) | TWI328875B (es) |
| WO (1) | WO2006036751A2 (es) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070296767A1 (en) * | 2006-06-27 | 2007-12-27 | Anderson Frank E | Micro-Fluid Ejection Devices with a Polymeric Layer Having an Embedded Conductive Material |
| WO2009108201A1 (en) * | 2008-02-28 | 2009-09-03 | Hewlett-Packard Development Company, L.P. | Semiconductor substrate contact via |
| MD353Z (ro) * | 2010-02-24 | 2011-10-31 | Институт Электронной Инженерии И Промышленных Технологий | Ventil supraconductor de spin |
| US20140073106A1 (en) | 2012-09-12 | 2014-03-13 | International Business Machines Corporation | Lateral bipolar transistor and cmos hybrid technology |
| US9704944B2 (en) * | 2013-02-28 | 2017-07-11 | Texas Instruments Deutschland Gmbh | Three precision resistors of different sheet resistance at same level |
| WO2018072822A1 (en) * | 2016-10-19 | 2018-04-26 | Sicpa Holding Sa | Method for forming thermal inkjet printhead, thermal inkjet printhead, and semiconductor wafer |
| JP7186540B2 (ja) * | 2018-08-06 | 2022-12-09 | キヤノン株式会社 | 液体吐出ヘッド用基板、液体吐出ヘッド、および、液体吐出装置 |
| US11581399B2 (en) | 2020-06-30 | 2023-02-14 | Texas Instruments Incorporated | Gate implant for reduced resistance temperature coefficient variability |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4719477A (en) * | 1986-01-17 | 1988-01-12 | Hewlett-Packard Company | Integrated thermal ink jet printhead and method of manufacture |
| US4732801A (en) * | 1986-04-30 | 1988-03-22 | International Business Machines Corporation | Graded oxide/nitride via structure and method of fabrication therefor |
| US5122812A (en) * | 1991-01-03 | 1992-06-16 | Hewlett-Packard Company | Thermal inkjet printhead having driver circuitry thereon and method for making the same |
| US5314841A (en) * | 1993-04-30 | 1994-05-24 | International Business Machines Corporation | Method of forming a frontside contact to the silicon substrate of a SOI wafer |
| US5635968A (en) | 1994-04-29 | 1997-06-03 | Hewlett-Packard Company | Thermal inkjet printer printhead with offset heater resistors |
| US5587604A (en) | 1994-09-22 | 1996-12-24 | International Business Machines Corporation | Contacted body silicon-on-insulator field effect transistor |
| US5710070A (en) | 1996-11-08 | 1998-01-20 | Chartered Semiconductor Manufacturing Pte Ltd. | Application of titanium nitride and tungsten nitride thin film resistor for thermal ink jet technology |
| US5985766A (en) | 1997-02-27 | 1999-11-16 | Micron Technology, Inc. | Semiconductor processing methods of forming a contact opening |
| US6286939B1 (en) * | 1997-09-26 | 2001-09-11 | Hewlett-Packard Company | Method of treating a metal surface to increase polymer adhesion |
| CN1116985C (zh) * | 1998-06-30 | 2003-08-06 | 财团法人工业技术研究院 | 喷墨印头晶片的制造方法 |
| US6372639B1 (en) | 1999-08-31 | 2002-04-16 | Micron Technology, Inc. | Method for constructing interconnects for sub-micron semiconductor devices and the resulting semiconductor devices |
| US6498381B2 (en) | 2001-02-22 | 2002-12-24 | Tru-Si Technologies, Inc. | Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same |
| US6883894B2 (en) | 2001-03-19 | 2005-04-26 | Hewlett-Packard Development Company, L.P. | Printhead with looped gate transistor structures |
| JP3503611B2 (ja) * | 2001-04-13 | 2004-03-08 | ソニー株式会社 | プリンタヘッド、プリンタ及びプリンタヘッドの製造方法 |
| US7067416B2 (en) | 2001-08-29 | 2006-06-27 | Micron Technology, Inc. | Method of forming a conductive contact |
| US6555915B1 (en) | 2001-10-22 | 2003-04-29 | Motorola, Inc. | Integrated circuit having interconnect to a substrate and method therefor |
| US6740536B2 (en) * | 2001-10-26 | 2004-05-25 | Hewlett-Packard Develpment Corporation, L.P. | Devices and methods for integrated circuit manufacturing |
| KR100438709B1 (ko) | 2001-12-18 | 2004-07-05 | 삼성전자주식회사 | 잉크 젯 프린트 헤드 |
| US20030136999A1 (en) | 2002-01-18 | 2003-07-24 | Hodges Robert L. | Semiconductor device with deposited oxide |
| US6559047B1 (en) | 2002-01-24 | 2003-05-06 | National Semiconductor Corporation | Method of forming a metal interconnect that substantially reduces the formation of intermetallic residue regions |
| US6982474B2 (en) | 2002-06-25 | 2006-01-03 | Amberwave Systems Corporation | Reacted conductive gate electrodes |
| US20040012449A1 (en) | 2002-07-16 | 2004-01-22 | Illegems Paul F. | Ring oscillator with frequency stabilization |
| US6885083B2 (en) | 2002-10-31 | 2005-04-26 | Hewlett-Packard Development Company, L.P. | Drop generator die processing |
| TW571441B (en) * | 2002-12-31 | 2004-01-11 | Ind Tech Res Inst | Metal oxide semiconductor field effect transistor used in high-density device and manufacturing method of the same |
-
2004
- 2004-10-29 US US10/977,091 patent/US7150516B2/en not_active Expired - Lifetime
-
2005
- 2005-08-30 TW TW095143720A patent/TWI328875B/zh not_active IP Right Cessation
- 2005-08-30 TW TW094129660A patent/TWI283924B/zh not_active IP Right Cessation
- 2005-09-21 EP EP05801164.4A patent/EP1805022B1/en not_active Expired - Lifetime
- 2005-09-21 KR KR1020077009433A patent/KR101133791B1/ko not_active Expired - Fee Related
- 2005-09-21 BR BRPI0515713-7A patent/BRPI0515713B1/pt not_active IP Right Cessation
- 2005-09-21 PL PL05801164T patent/PL1805022T3/pl unknown
- 2005-09-21 AU AU2005289781A patent/AU2005289781B2/en not_active Ceased
- 2005-09-21 RU RU2007116108/12A patent/RU2378122C2/ru active
- 2005-09-21 CN CN200580032834XA patent/CN101031426B/zh not_active Expired - Fee Related
- 2005-09-21 MX MX2007003615A patent/MX2007003615A/es active IP Right Grant
- 2005-09-21 ES ES05801164T patent/ES2723713T3/es not_active Expired - Lifetime
- 2005-09-21 HU HUE05801164 patent/HUE044227T2/hu unknown
- 2005-09-21 WO PCT/US2005/034030 patent/WO2006036751A2/en not_active Ceased
- 2005-09-21 CA CA2581938A patent/CA2581938C/en not_active Expired - Lifetime
-
2006
- 2006-09-29 US US11/540,321 patent/US7543917B2/en not_active Expired - Lifetime
-
2007
- 2007-03-05 IL IL181708A patent/IL181708A/en active IP Right Grant
Also Published As
| Publication number | Publication date |
|---|---|
| PL1805022T3 (pl) | 2019-09-30 |
| AU2005289781A1 (en) | 2006-04-06 |
| CN101031426A (zh) | 2007-09-05 |
| US20070026548A1 (en) | 2007-02-01 |
| KR101133791B1 (ko) | 2012-04-05 |
| EP1805022B1 (en) | 2019-03-20 |
| RU2007116108A (ru) | 2008-11-10 |
| CA2581938C (en) | 2014-02-11 |
| MX2007003615A (es) | 2007-06-13 |
| CA2581938A1 (en) | 2006-04-06 |
| WO2006036751A2 (en) | 2006-04-06 |
| US7543917B2 (en) | 2009-06-09 |
| US7150516B2 (en) | 2006-12-19 |
| IL181708A0 (en) | 2007-07-04 |
| HUE044227T2 (hu) | 2019-10-28 |
| IL181708A (en) | 2011-02-28 |
| US20060071281A1 (en) | 2006-04-06 |
| BRPI0515713A (pt) | 2008-07-29 |
| AU2005289781B2 (en) | 2010-09-16 |
| BRPI0515713B1 (pt) | 2018-02-14 |
| RU2378122C2 (ru) | 2010-01-10 |
| WO2006036751A3 (en) | 2006-06-22 |
| TW200618289A (en) | 2006-06-01 |
| TW200729499A (en) | 2007-08-01 |
| KR20070059184A (ko) | 2007-06-11 |
| EP1805022A2 (en) | 2007-07-11 |
| TWI328875B (en) | 2010-08-11 |
| TWI283924B (en) | 2007-07-11 |
| CN101031426B (zh) | 2011-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE438586T1 (de) | Nanodrahtvorrichtung mit vertikalen (111) seitenwänden und herstellungsverfahren | |
| JP2016082231A5 (es) | ||
| MXPA05010527A (es) | Metodo para la elaboracion de un modulo electronico y un modulo electronico. | |
| TWI272702B (en) | Techniques-for manufacturing flash-free contacts on a semiconductor package | |
| TW200711065A (en) | Semiconductor device and manufacturing method thereof | |
| WO2012074570A3 (en) | Stacked microelectronic assembly with tsvs formed in stages and carrier above chip | |
| JP2008544540A5 (es) | ||
| TW200705519A (en) | Semiconductor package without chip carrier and fabrication method thereof | |
| BRPI0819933A2 (pt) | método, e, dispositivo | |
| JP2012256860A5 (es) | ||
| EP2040301A3 (en) | Semiconductor device and method of manufacturing the same | |
| WO2010059333A3 (en) | Semiconductor die structures for wafer-level chipscale packaging of power devices, packages and systems for using the same, and methods of making the same | |
| WO2019237228A8 (zh) | 发光组件 | |
| TW200721365A (en) | Support structures for semiconductor devices | |
| WO2009008416A1 (ja) | 半導体発光装置 | |
| SG148987A1 (en) | Inter-connecting structure for semiconductor device package and method of the same | |
| ES2723713T3 (es) | Una estructura semiconductora y un método para formarla | |
| TW200505055A (en) | Light-emitting devices having an active region with electrical contacts coupled to opposing surfaces thereof and methods of forming the same | |
| GB2532869A (en) | Semiconductor die and package jigsaw submount | |
| TW200616023A (en) | Semiconductor device and method of manufacturing the same | |
| WO2008126696A1 (ja) | 半導体発光装置 | |
| MX389599B (es) | Una celda solar que comprende granos de un material semiconductor dopado y un método para fabricar la celda solar. | |
| WO2007073601A8 (en) | Pixel structure for a solid state light emitting device | |
| US20130215627A1 (en) | Electronic unit base and electronic module and electronic device using the same | |
| EP1515366A3 (en) | Techniques for pad arrangements on circuit chips |