ES515283A0 - Sistema de procesamiento de errores para un deposito de memoria de tipo buffer. - Google Patents

Sistema de procesamiento de errores para un deposito de memoria de tipo buffer.

Info

Publication number
ES515283A0
ES515283A0 ES515283A ES515283A ES515283A0 ES 515283 A0 ES515283 A0 ES 515283A0 ES 515283 A ES515283 A ES 515283A ES 515283 A ES515283 A ES 515283A ES 515283 A0 ES515283 A0 ES 515283A0
Authority
ES
Spain
Prior art keywords
processing system
buffer memory
error processing
memory deposit
deposit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES515283A
Other languages
English (en)
Other versions
ES8307054A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES515283A0 publication Critical patent/ES515283A0/es
Publication of ES8307054A1 publication Critical patent/ES8307054A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1032—Reliability improvement, data loss prevention, degraded operation etc

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
ES515283A 1981-08-27 1982-08-26 Sistema de procesamiento de errores para un deposito de memoria de tipo buffer. Expired ES8307054A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56134572A JPS6049950B2 (ja) 1981-08-27 1981-08-27 Ｌｒｕエラ−処理方式

Publications (2)

Publication Number Publication Date
ES515283A0 true ES515283A0 (es) 1983-06-16
ES8307054A1 ES8307054A1 (es) 1983-06-16

Family

ID=15131476

Family Applications (1)

Application Number Title Priority Date Filing Date
ES515283A Expired ES8307054A1 (es) 1981-08-27 1982-08-26 Sistema de procesamiento de errores para un deposito de memoria de tipo buffer.

Country Status (9)

Country Link
US (1) US4507729A (es)
EP (1) EP0073666B1 (es)
JP (1) JPS6049950B2 (es)
KR (1) KR880000300B1 (es)
AU (1) AU553410B2 (es)
BR (1) BR8205042A (es)
CA (1) CA1182925A (es)
DE (1) DE3277555D1 (es)
ES (1) ES8307054A1 (es)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0173556A3 (en) * 1984-08-31 1987-05-27 Texas Instruments Incorporated Hierarchical architecture for determining the least recently used cache memory
US5146604A (en) * 1986-06-06 1992-09-08 Canon Kabushiki Kaisha Information filing apparatus that stores and erases information based on frequency of its use
JPH0679297B2 (ja) * 1987-02-09 1994-10-05 日本電気アイシーマイコンシステム株式会社 順序記憶制御回路
JPS63240959A (ja) * 1987-03-28 1988-10-06 Toshio Takagi 散水用ノズル
JPS63257854A (ja) * 1987-04-15 1988-10-25 Nec Corp Ｌｒｕメモリ障害検出回路
US5136706A (en) * 1987-04-30 1992-08-04 Texas Instruments Incorporated Adaptive memory management system for collection of garbage in a digital computer
JPH01314359A (ja) * 1988-06-14 1989-12-19 Mitsubishi Electric Corp 最優劣決定回路
US5140690A (en) * 1988-06-14 1992-08-18 Mitsubishi Denki Kabushiki Kaisha Least-recently-used circuit
FR2645986B1 (fr) * 1989-04-13 1994-06-17 Bull Sa Procede pour accelerer les acces memoire d'un systeme informatique et systeme pour la mise en oeuvre du procede
US5471605A (en) * 1992-08-27 1995-11-28 Intel Corporation Apparatus for updating a multi-way set associative cache memory status array
US5606688A (en) * 1994-08-31 1997-02-25 International Business Machines Corporation Method and apparatus for dynamic cache memory allocation via single-reference residency times
US6026470A (en) * 1997-04-14 2000-02-15 International Business Machines Corporation Software-managed programmable associativity caching mechanism monitoring cache misses to selectively implement multiple associativity levels
US5978888A (en) * 1997-04-14 1999-11-02 International Business Machines Corporation Hardware-managed programmable associativity caching mechanism monitoring cache misses to selectively implement multiple associativity levels
US6571317B2 (en) * 2001-05-01 2003-05-27 Broadcom Corporation Replacement data error detector
JP4369524B2 (ja) * 2006-02-27 2009-11-25 富士通株式会社 Ｌｒｕ制御装置およびｌｒｕ制御プログラム
US8806294B2 (en) * 2012-04-20 2014-08-12 Freescale Semiconductor, Inc. Error detection within a memory

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) * 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
FR116049A (es) * 1975-03-20
US4092713A (en) * 1977-06-13 1978-05-30 Sperry Rand Corporation Post-write address word correction in cache memory system
US4168541A (en) * 1978-09-25 1979-09-18 Sperry Rand Corporation Paired least recently used block replacement system
JPS55157181A (en) * 1979-05-25 1980-12-06 Nec Corp Buffer memory control system

Also Published As

Publication number Publication date
EP0073666A2 (en) 1983-03-09
JPS6049950B2 (ja) 1985-11-06
ES8307054A1 (es) 1983-06-16
AU8775182A (en) 1983-03-03
KR840001349A (ko) 1984-04-30
BR8205042A (pt) 1983-08-09
KR880000300B1 (ko) 1988-03-19
US4507729A (en) 1985-03-26
AU553410B2 (en) 1986-07-17
EP0073666B1 (en) 1987-10-28
DE3277555D1 (en) 1987-12-03
EP0073666A3 (en) 1984-09-05
CA1182925A (en) 1985-02-19
JPS5845682A (ja) 1983-03-16

Similar Documents

Publication Publication Date Title
ES510535A0 (es) Sistema de proceso de datos para el proceso en paralelo.
ES523749A0 (es) Sistema de proceso de datos.
IT1206331B (it) Architettura di sistema di elaborazione dati.
NO155926C (no) Transportoeranordning for et lagersystem.
ES507355A0 (es) Sistema de proceso de datos.
IT1157043B (it) Sistema di lavorazione a trasferta
MX158195A (es) Mejoras en una memoria provisional para un sistema de procesamiento de datos
ES526393A0 (es) Un procesador central para un sistema de tratamiento de datos digitales de proposito general
IT8423399A0 (it) Sistema perfezionato per enucleare un segnale rappresentativo di immagini.
IT8121494A0 (it) Dispositivo per interramento o dissotterramento di condotte subacquee.
ES523748A0 (es) Sistema de control de traduccion de direcciones en un sistema de proceso de datos.
ES515283A0 (es) Sistema de procesamiento de errores para un deposito de memoria de tipo buffer.
MX151066A (es) Mejoras en unidad periferica para un sistema de procesamiento de datos
ES548696A0 (es) Un sistema de tratamiento de datos.
IT8423421A0 (it) Cartuccia di adattamento per sistema tubiero a innesto.
IT8267295A0 (it) Sistema di custodia particolarmente per fotografie
ES518614A0 (es) Una disposicion de conversion de datos para usarse en un sistema de facsimil.
IT8021318A0 (it) Sistema di codifica per un sistema di raccolta dati a linea di ritardo.
DE3280423D1 (de) Datenuebertragungssystem.
ES523596A0 (es) Sistema de procesado de datos.
ES509892A0 (es) Perfeccionamientos en sistemas multiprocesadores de datos.
IT8019746A0 (it) Procedimento per la liberazione di risorse comuni di memoria in un sistema multiprocessore.
IT8222269A0 (it) Sistema di controllo del combustibile per un essiccatore.
IT8223816A0 (it) Sistema di connettori a innesto.
ES523750A0 (es) Sistema de control de memoria de historial en un sistema de proceso de datos.

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 20040601