ES537892A0 - Un metodo de compensacion del error que se presenta al ocurrir un truncamiento en un filtro digital, en una senal digital con un numero dado de bits - Google Patents

Un metodo de compensacion del error que se presenta al ocurrir un truncamiento en un filtro digital, en una senal digital con un numero dado de bits

Info

Publication number
ES537892A0
ES537892A0 ES537892A ES537892A ES537892A0 ES 537892 A0 ES537892 A0 ES 537892A0 ES 537892 A ES537892 A ES 537892A ES 537892 A ES537892 A ES 537892A ES 537892 A0 ES537892 A0 ES 537892A0
Authority
ES
Spain
Prior art keywords
occurs
error
compensation
bits
pct
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES537892A
Other languages
English (en)
Other versions
ES8601596A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of ES537892A0 publication Critical patent/ES537892A0/es
Publication of ES8601596A1 publication Critical patent/ES8601596A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/06—Arrangements for sorting, selecting, merging, or comparing data on individual record carriers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0219—Compensation of undesirable effects, e.g. quantisation noise, overflow
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/04—Recursive filters
    • H03H17/0461—Quantisation; Rounding; Truncation; Overflow oscillations or limit cycles eliminating measures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49984—Rounding away from zero

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Analogue/Digital Conversion (AREA)
  • Dc Digital Transmission (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Interface Circuits In Exchanges (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Noise Elimination (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Complex Calculations (AREA)
  • Electronic Switches (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Facsimile Image Signal Circuits (AREA)
  • Error Detection And Correction (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Optical Communication System (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Analysing Materials By The Use Of Radiation (AREA)
ES537892A 1983-11-24 1984-11-23 Un metodo de compensacion del error que se presenta al ocurrir un truncamiento en un filtro digital, en una senal digital con un numero dado de bits Expired ES8601596A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8306483A SE440300B (sv) 1983-11-24 1983-11-24 Forfarande for att i en samplad signal kompensera for trunkeringsfel samt anordning for utforande av forfarandet

Publications (2)

Publication Number Publication Date
ES537892A0 true ES537892A0 (es) 1985-10-16
ES8601596A1 ES8601596A1 (es) 1985-10-16

Family

ID=20353446

Family Applications (1)

Application Number Title Priority Date Filing Date
ES537892A Expired ES8601596A1 (es) 1983-11-24 1984-11-23 Un metodo de compensacion del error que se presenta al ocurrir un truncamiento en un filtro digital, en una senal digital con un numero dado de bits

Country Status (22)

Country Link
US (1) US4750146A (es)
EP (1) EP0162076B1 (es)
KR (1) KR900008410B1 (es)
AT (1) ATE30653T1 (es)
AU (1) AU569928B2 (es)
BR (1) BR8407181A (es)
CA (1) CA1248603A (es)
DE (1) DE3467275D1 (es)
DK (1) DK162868C (es)
ES (1) ES8601596A1 (es)
FI (1) FI82795C (es)
GR (1) GR80983B (es)
IE (1) IE55857B1 (es)
IN (1) IN161619B (es)
IT (1) IT1177290B (es)
MX (1) MX156872A (es)
MY (1) MY100565A (es)
NO (1) NO167348C (es)
PT (1) PT79474B (es)
SE (1) SE440300B (es)
WO (1) WO1985002508A1 (es)
YU (1) YU45678B (es)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01169627A (ja) * 1987-12-25 1989-07-04 Toshiba Corp 高精度加算装置
JP2957183B2 (ja) * 1988-07-29 1999-10-04 日本電気株式会社 巡回型ディジタルフィルタ
JP3199371B2 (ja) * 1990-07-30 2001-08-20 松下電器産業株式会社 丸め装置
JPH04332215A (ja) * 1991-05-08 1992-11-19 Matsushita Electric Ind Co Ltd オフセット除去装置
JP3103914B2 (ja) * 1992-08-21 2000-10-30 ソニー株式会社 データの丸め処理回路およびデータの復元回路
US5493343A (en) * 1994-12-28 1996-02-20 Thomson Consumer Electronics, Inc. Compensation for truncation error in a digital video signal decoder
US5696710A (en) * 1995-12-29 1997-12-09 Thomson Consumer Electronics, Inc. Apparatus for symmetrically reducing N least significant bits of an M-bit digital signal
US6240431B1 (en) * 1998-10-31 2001-05-29 Hewlett-Packard Company Decompression of limited range floating point numbers
US6253222B1 (en) * 1998-10-31 2001-06-26 Hewlett-Packard Company Compression of limited range floating point numbers
US6401107B1 (en) * 1999-11-03 2002-06-04 Motorola, Inc. Method and processor for reducing computational error in a processor having no rounding support
US9450601B1 (en) 2015-04-02 2016-09-20 Microsoft Technology Licensing, Llc Continuous rounding of differing bit lengths

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3891837A (en) * 1972-07-03 1975-06-24 Drew E Sunstein Digital linearity and bias error compensating by adding an extra bit
US4195350A (en) * 1978-06-19 1980-03-25 Cbs Inc. Method and apparatus for eliminating deadband in digital recursive filters
US4282581A (en) * 1979-10-15 1981-08-04 Sperry Corporation Automatic overflow/imminent overflow detector
US4280196A (en) * 1979-11-14 1981-07-21 Hewlett-Packard Company Correction of zero drift, gain drift, and distortion errors in analog storage devices
US4589084A (en) * 1983-05-16 1986-05-13 Rca Corporation Apparatus for symmetrically truncating two's complement binary signals as for use with interleaved quadrature signals

Also Published As

Publication number Publication date
KR850003641A (ko) 1985-06-20
KR900008410B1 (ko) 1990-11-20
GR80983B (en) 1984-11-29
FI852458A0 (fi) 1985-06-20
CA1248603A (en) 1989-01-10
EP0162076B1 (en) 1987-11-04
BR8407181A (pt) 1985-11-05
DK335385D0 (da) 1985-07-23
YU45678B (sh) 1992-07-20
MX156872A (es) 1988-10-06
IN161619B (es) 1988-01-02
DE3467275D1 (en) 1987-12-10
DK162868C (da) 1992-05-04
DK162868B (da) 1991-12-16
IT8423695A0 (it) 1984-11-22
NO167348C (no) 1991-10-23
ATE30653T1 (de) 1987-11-15
IE55857B1 (en) 1991-01-30
NO854118L (no) 1985-10-24
MY100565A (en) 1990-11-15
FI852458L (fi) 1985-06-20
PT79474A (en) 1984-12-01
NO167348B (no) 1991-07-15
ES8601596A1 (es) 1985-10-16
IE842975L (en) 1985-05-24
PT79474B (en) 1986-08-05
WO1985002508A1 (en) 1985-06-06
SE440300B (sv) 1985-07-22
US4750146A (en) 1988-06-07
AU3613184A (en) 1985-06-13
DK335385A (da) 1985-07-23
SE8306483L (sv) 1985-05-25
FI82795B (fi) 1990-12-31
IT1177290B (it) 1987-08-26
YU197584A (en) 1987-10-31
EP0162076A1 (en) 1985-11-27
IT8423695A1 (it) 1986-05-22
FI82795C (sv) 1991-04-10
AU569928B2 (en) 1988-02-25
SE8306483D0 (sv) 1983-11-24

Similar Documents

Publication Publication Date Title
ES519798A0 (es) Perfeccionamientos introducidos en un aparato de una instalacion de tratamiento de senales, que incluye una fuente de senales analogicas.
ES537892A0 (es) Un metodo de compensacion del error que se presenta al ocurrir un truncamiento en un filtro digital, en una senal digital con un numero dado de bits
DE3278724D1 (en) Data processing apparatus with early cache discard
FI844341A7 (fi) Puskurijärjestelmä digitaalisen tietojenkäsittelyjärjestelmän sisääntulo/ulostulo-osaa varten.
DK21990A (da) Adaptivt digitalt filter med en ikke rekursiv del og en rekursiv del
ES519801A0 (es) Perfeccionamientos introducidos en un aparato de una instalacion de tratamiento de senales, que incluye una fuente de senales portadoras analogicas.
GB2142204B (en) Digital signal processing apparatus
HUT37700A (en) Method and circuit arrangement for compensating crosstalks and/or echos
GB2142501B (en) Digital signal processing apparatus
JPS55105767A (en) Method and unit for processing digital data
GB2194851B (en) Apparatus for processing digital data
GB2062913B (en) Arrangement for error detection in the asynchronous transmission of digital values in a computer system
DE3852735D1 (de) Digitales Dezimierungsfilter.
DE3470238D1 (en) Digital computing apparatus
NO870055L (no) Fremgangsmaate og anordning for regenerering av integriteten av binaere biter i et plesiokront nett.
IT8468188A1 (it) Apparecchiatura e procedimento per ritardare le perdite di lubrificante in una macchina per cucire.
JPS57127297A (en) Method of and circuit device for summarizing and processing data of multispectrum
FI820395A7 (fi) Kemiallisesti valmistetun selluloosan valkaisumenetelmä ja valkaisulaitteisto.
GB8909579D0 (en) Method for adding components to photographic processing solutions
IT8719038A0 (it) Merodo di ricostruzione di un segnale analogico, in particolareper telefonia digitale, e dispositivo circuitale operante secondo tale metodo.
DE3486079D1 (de) Digital-signalbearbeitungsmodem.
BG32674A1 (en) Stand for funcional check of digital integral schemas
JPS5321511A (en) Digital signal processing system
GB8317155D0 (en) Photographic paper processing
AU9073882A (en) Shrinkage compensating device

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 20041102