ES544404A0 - Procedimiento para la conexion a tierra de dispositivos de un solo plano y de circuitos integrados. - Google Patents

Procedimiento para la conexion a tierra de dispositivos de un solo plano y de circuitos integrados.

Info

Publication number
ES544404A0
ES544404A0 ES544404A ES544404A ES544404A0 ES 544404 A0 ES544404 A0 ES 544404A0 ES 544404 A ES544404 A ES 544404A ES 544404 A ES544404 A ES 544404A ES 544404 A0 ES544404 A0 ES 544404A0
Authority
ES
Spain
Prior art keywords
procedure
integrated circuits
ground connection
single plane
plane devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES544404A
Other languages
English (en)
Other versions
ES8609818A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telettra Laboratori di Telefonia Elettronica e Radio SpA
Telettra SpA
Original Assignee
Telettra Telefonia Elettronica e Radio SpA
Telettra Laboratori di Telefonia Elettronica e Radio SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telettra Telefonia Elettronica e Radio SpA, Telettra Laboratori di Telefonia Elettronica e Radio SpA filed Critical Telettra Telefonia Elettronica e Radio SpA
Publication of ES8609818A1 publication Critical patent/ES8609818A1/es
Publication of ES544404A0 publication Critical patent/ES544404A0/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/80—FETs having rectifying junction gate electrodes
    • H10D30/87—FETs having Schottky gate electrodes, e.g. metal-semiconductor FETs [MESFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/05—Manufacture or treatment characterised by using material-based technologies using Group III-V technology
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W15/00—Highly-doped buried regions of integrated devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W15/00—Highly-doped buried regions of integrated devices
    • H10W15/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/013—Manufacture or treatment of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07331—Connecting techniques
    • H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/352—Materials of die-attach connectors comprising metals or metalloids, e.g. solders
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/056—Gallium arsenide
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/126—Power FETs
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/135—Removal of substrate
ES544404A 1984-06-22 1985-06-21 Procedimiento para la conexion a tierra de dispositivos de un solo plano y de circuitos integrados. Expired ES8609818A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT21553/84A IT1175541B (it) 1984-06-22 1984-06-22 Procedimento per la connessione a terra di dispositivi planari e circuiti integrati e prodotti cosi' ottenuti

Publications (2)

Publication Number Publication Date
ES8609818A1 ES8609818A1 (es) 1986-09-01
ES544404A0 true ES544404A0 (es) 1986-09-01

Family

ID=11183509

Family Applications (1)

Application Number Title Priority Date Filing Date
ES544404A Expired ES8609818A1 (es) 1984-06-22 1985-06-21 Procedimiento para la conexion a tierra de dispositivos de un solo plano y de circuitos integrados.

Country Status (7)

Country Link
US (1) US4700467A (es)
JP (1) JPS61111582A (es)
DE (1) DE3522168C2 (es)
ES (1) ES8609818A1 (es)
FR (1) FR2566581B1 (es)
GB (1) GB2161650B (es)
IT (1) IT1175541B (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2684801B1 (fr) * 1991-12-06 1997-01-24 Picogiga Sa Procede de realisation de composants semiconducteurs, notamment sur gaas ou inp, avec recuperation du substrat par voie chimique.
US5268065A (en) * 1992-12-21 1993-12-07 Motorola, Inc. Method for thinning a semiconductor wafer
JP3287279B2 (ja) 1997-09-25 2002-06-04 日本電気株式会社 半導体チップ、および該半導体チップが実装された半導体装置
US6777312B2 (en) * 2000-11-02 2004-08-17 California Institute Of Technology Wafer-level transfer of membranes in semiconductor processing
US7268081B2 (en) * 2000-11-02 2007-09-11 California Institute Of Technology Wafer-level transfer of membranes with gas-phase etching and wet etching methods
KR100407472B1 (ko) * 2001-06-29 2003-11-28 삼성전자주식회사 트렌치가 형성된 상부 칩을 구비하는 칩 적층형 패키지소자 및 그 제조 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1933731C3 (de) * 1968-07-05 1982-03-25 Honeywell Information Systems Italia S.p.A., Caluso, Torino Verfahren zum Herstellen einer integrierten Halbleiterschaltung
US3771219A (en) * 1970-02-05 1973-11-13 Sharp Kk Method for manufacturing semiconductor device
GB1601059A (en) * 1978-05-31 1981-10-21 Secr Defence Fet devices and their fabrication
GB1602498A (en) * 1978-05-31 1981-11-11 Secr Defence Fet devices and their fabrication
JPS55545A (en) * 1979-02-13 1980-01-05 Canon Inc Production of electrophotographic photoreceptor
IT8048031A0 (it) * 1979-04-09 1980-02-28 Raytheon Co Perfezionamento nei dispositivi a semiconduttore ad effetto di campo
JPS5749252A (en) * 1980-09-09 1982-03-23 Matsushita Electronics Corp Manufacture of semiconductor device
JPS5817626A (ja) * 1981-07-13 1983-02-01 フエアチアイルド・カメラ・アンド・インストルメント・コ−ポレ−シヨン 低温度ダイ取り付け方法

Also Published As

Publication number Publication date
GB8515479D0 (en) 1985-07-24
ES8609818A1 (es) 1986-09-01
FR2566581B1 (fr) 1989-12-29
IT8421553A1 (it) 1985-12-22
FR2566581A1 (fr) 1985-12-27
IT8421553A0 (it) 1984-06-22
JPS61111582A (ja) 1986-05-29
GB2161650B (en) 1988-07-13
IT1175541B (it) 1987-07-01
GB2161650A (en) 1986-01-15
DE3522168A1 (de) 1986-01-16
DE3522168C2 (de) 1994-05-11
US4700467A (en) 1987-10-20

Similar Documents

Publication Publication Date Title
ES516003A0 (es) "un procedimiento para fabricar substratos para electrodos y similares".
DE3587072D1 (de) Softwaresicherungsverfahren.
DE68903350D1 (de) Bajonettschnellkupplung.
DK47190D0 (da) Snefremstillingsudstyr
DE3867351D1 (de) Schnellkupplung zwischen zwei wellen oder dergleichen.
ES540609A0 (es) Un procedimiento para la preparacion de pirazolo piridinas.
IT8607074V0 (it) Differenziale con almeno un giunto omocinetico a snodo integrato.
DK359185A (da) Kunstig oe samt fremgangsmaade til fremstilling af denne
DE69003622D1 (de) Bodeneffekt-fluggeraet.
FI875488L (fi) Foerfarande foer soenderdelning av akrylamid.
NO881959L (no) Utstyr for borestreng samt fremgangsmaate for anvendelse av samme.
DE3873116D1 (de) Zapfengelenk.
ES540732A0 (es) Un procedimiento para la polimeracion de una alfa-monoolefina.
DE3685033D1 (de) Polymerisierbare urethanzusammensetzungen.
ES544404A0 (es) Procedimiento para la conexion a tierra de dispositivos de un solo plano y de circuitos integrados.
FI875489L (fi) Foerfarande foer soenderdelning av akrylamid.
DE3587818D1 (de) Bodenbearbeitungsgeräte.
DE3872582D1 (de) Zapfengelenk.
NO862249L (no) Wirenedfoert avfyringsmekanisme for broennperforeringsapparat.
ES545439A0 (es) Un procedimiento para la preparacion de 2-bencil-4-(4-piridil)-tiazoles.
DE3861950D1 (de) Kugelgelenk.
DE3687569D1 (de) Landwirtschaftliche geraete.
IT8719154A0 (it) Giunto di accoppiamento a sfera.
TR22221A (tr) Fungisit(mantar oeldueruecue)tuerue n-fenilkarbamat'lar
DE3668360D1 (de) Kugelgelenk.