ES8303741A1 - Perfeccionamientos en sistemas multiprocesadores de datos. - Google Patents
Perfeccionamientos en sistemas multiprocesadores de datos.Info
- Publication number
- ES8303741A1 ES8303741A1 ES509892A ES509892A ES8303741A1 ES 8303741 A1 ES8303741 A1 ES 8303741A1 ES 509892 A ES509892 A ES 509892A ES 509892 A ES509892 A ES 509892A ES 8303741 A1 ES8303741 A1 ES 8303741A1
- Authority
- ES
- Spain
- Prior art keywords
- memory
- board
- bus
- processor
- units
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
- G06F12/0653—Configuration or reconfiguration with centralised address assignment
- G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/37—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Multi Processors (AREA)
- Exchange Systems With Centralized Control (AREA)
Abstract
SISTEMA MODULAR INTEGRADO DE PROCESO DE DATOS Y TEXTOS. CADA SISTEMA ESTA CONSTITUIDO POR: UNA LINEA DE TRANSMISION COAXIAL (15); UNA PLURALIDAD DE NODOS (10), CADA UNO DE LOS CUALES COMPRENDE A SU VEZ UN BUS DE CONDUCTORES MULTIPLES PARA TRANSPORTAR SEÑALES DE DATOS Y DIRECCIONES, UN PROCESADOR CONECTADO AL BUS, Y UN MULTIPLEXOR EN SERIE QUE PROPORCIONA VARIAS PUERTAS DE ENTRADA-SALIDA; Y VARIOS DISPOSITIVOS DE ENTRADA-SALIDA (12) CONECTADOS A LAS RESPECTIVAS PUERTAS. EN CADA NODO DE LA LINEA COAXIAL HAY CONECTADA AL MENOS UNA PUERTA DE ENTRADA-SALIDA.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US23804881A | 1981-02-25 | 1981-02-25 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| ES509892A0 ES509892A0 (es) | 1983-02-01 |
| ES8303741A1 true ES8303741A1 (es) | 1983-02-01 |
Family
ID=22896287
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES509892A Expired ES8303741A1 (es) | 1981-02-25 | 1982-02-25 | Perfeccionamientos en sistemas multiprocesadores de datos. |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP0073239A1 (es) |
| CA (1) | CA1184310A (es) |
| ES (1) | ES8303741A1 (es) |
| GB (2) | GB2107906B (es) |
| IT (1) | IT1149773B (es) |
| WO (1) | WO1982002965A1 (es) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4484273A (en) * | 1982-09-03 | 1984-11-20 | Sequoia Systems, Inc. | Modular computer system |
| CA1266524A (en) * | 1983-08-30 | 1990-03-06 | Shinobu Arimoto | Image processing system |
| FR2551282B1 (fr) * | 1983-08-30 | 1994-05-13 | Canon Kk | Systeme de traitement d'image |
| US4731750A (en) * | 1984-01-04 | 1988-03-15 | International Business Machines Corporation | Workstation resource sharing |
| GB2175421B (en) * | 1985-05-13 | 1989-11-29 | Singer Link Miles Ltd | Computing system |
| GB2191612A (en) * | 1986-06-11 | 1987-12-16 | Ibm | Display terminal |
| US5093913A (en) * | 1986-12-22 | 1992-03-03 | At&T Laboratories | Multiprocessor memory management system with the flexible features of a tightly-coupled system in a non-shared memory system |
| EP0325077B1 (en) * | 1988-01-22 | 1992-09-09 | International Business Machines Corporation | Scanner interface for the line adapters of a communication controller |
| EP0325080B1 (en) * | 1988-01-22 | 1994-04-20 | International Business Machines Corporation | Protocol and apparatus for the selective scanning of a plurality of lines connected to a communication device |
| GB2206225A (en) * | 1988-08-01 | 1988-12-29 | Feltscope Ltd | Point of sale terminals microcomputer system |
| EP0562251A2 (en) * | 1992-03-24 | 1993-09-29 | Universities Research Association, Inc. | Parallel data transfer network controlled by a dynamically reconfigurable serial network |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3916383A (en) * | 1973-02-20 | 1975-10-28 | Memorex Corp | Multi-processor data processing system |
| US4030072A (en) * | 1974-12-18 | 1977-06-14 | Xerox Corporation | Computer system operation and control |
| US4253146A (en) * | 1978-12-21 | 1981-02-24 | Burroughs Corporation | Module for coupling computer-processors |
| US4245306A (en) * | 1978-12-21 | 1981-01-13 | Burroughs Corporation | Selection of addressed processor in a multi-processor network |
| US4253144A (en) * | 1978-12-21 | 1981-02-24 | Burroughs Corporation | Multi-processor communication network |
| US4240143A (en) * | 1978-12-22 | 1980-12-16 | Burroughs Corporation | Hierarchical multi-processor network for memory sharing |
-
1982
- 1982-02-19 CA CA000396675A patent/CA1184310A/en not_active Expired
- 1982-02-24 GB GB08230284A patent/GB2107906B/en not_active Expired
- 1982-02-24 EP EP82901083A patent/EP0073239A1/en not_active Withdrawn
- 1982-02-24 WO PCT/US1982/000231 patent/WO1982002965A1/en not_active Ceased
- 1982-02-25 ES ES509892A patent/ES8303741A1/es not_active Expired
- 1982-02-25 IT IT19853/82A patent/IT1149773B/it active
-
1984
- 1984-09-18 GB GB08423510A patent/GB2144892A/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| GB2107906A (en) | 1983-05-05 |
| CA1184310A (en) | 1985-03-19 |
| GB2144892A (en) | 1985-03-13 |
| ES509892A0 (es) | 1983-02-01 |
| IT1149773B (it) | 1986-12-10 |
| IT8219853A0 (it) | 1982-02-25 |
| EP0073239A1 (en) | 1983-03-09 |
| GB8423510D0 (en) | 1984-10-24 |
| WO1982002965A1 (en) | 1982-09-02 |
| GB2107906B (en) | 1985-10-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SE8405456L (sv) | Mycket snabbt minnes- och minnesforvaltningssystem | |
| EP0126976A3 (en) | Multiprocessor system with communicating random access shared memory | |
| NO894791D0 (no) | Kommunikasjonsprosessor for et pakke-svitsjet nettverk. | |
| EP0856796A3 (en) | Variable-grained memory sharing for clusters of symmetric multi-processors | |
| EP0817060A3 (en) | A hierarchical SMP computer system | |
| ES8205073A1 (es) | Perfeccionamientos en dispositivos de asignacion de fuentes de recursos | |
| ES8303741A1 (es) | Perfeccionamientos en sistemas multiprocesadores de datos. | |
| ES457986A1 (es) | Micro-ordenador del tipo de organos de tratamiento multiple. | |
| WO2000036509A3 (en) | Computer system and method for operating multiple operating systems in different partitions of the computer system and for allowing the different partitions to communicate with one another through shared memory | |
| DE3176797D1 (en) | Random access memory system having high-speed serial data paths | |
| ATE192874T1 (de) | Speichervorrichtung und datenverarbeitungssystem mit einer solchen speichervorrichtung | |
| WO2001052083A3 (en) | Nestable reader-writer lock for multiprocessor systems | |
| US5608879A (en) | Method and apparatus for arbitrating data requests and responses thereto as separate bus transactions | |
| EP0298269A3 (en) | Bus arbiter with equitable priority scheme | |
| ATE247850T1 (de) | Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren | |
| EP0261751A3 (en) | Concurrent memory access system | |
| CA2019300A1 (en) | Multiprocessor system with shared memory | |
| JPS5539908A (en) | Control system of multi-processor system | |
| EP0373299A3 (en) | Method and apparatus for memory routing scheme | |
| EP0187994A3 (en) | Topologically-distributed-memory multiprocessor computer and method of electronic computation using said computer | |
| HK33286A (en) | Data processing arrangements | |
| JPS5743256A (en) | Memory which capable of making parallel access | |
| ATE75865T1 (de) | Rechnersystem mit kanaldirektspeicherzugriffsarbitrierung. | |
| JPS56143069A (en) | Bus coupling system | |
| JPS56155465A (en) | Storage device distributed type multiprocessor system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FD1A | Patent lapsed |
Effective date: 19970612 |