FR2373831A1 - Systeme de calculateur - Google Patents

Systeme de calculateur

Info

Publication number
FR2373831A1
FR2373831A1 FR7736284A FR7736284A FR2373831A1 FR 2373831 A1 FR2373831 A1 FR 2373831A1 FR 7736284 A FR7736284 A FR 7736284A FR 7736284 A FR7736284 A FR 7736284A FR 2373831 A1 FR2373831 A1 FR 2373831A1
Authority
FR
France
Prior art keywords
word
transmission
traffic
length
bus line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7736284A
Other languages
English (en)
French (fr)
Other versions
FR2373831B1 (2
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Corp filed Critical Siemens Corp
Publication of FR2373831A1 publication Critical patent/FR2373831A1/fr
Application granted granted Critical
Publication of FR2373831B1 publication Critical patent/FR2373831B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Dram (AREA)
FR7736284A 1976-12-10 1977-12-02 Systeme de calculateur Granted FR2373831A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2656086A DE2656086C2 (de) 1976-12-10 1976-12-10 Rechenanlage

Publications (2)

Publication Number Publication Date
FR2373831A1 true FR2373831A1 (fr) 1978-07-07
FR2373831B1 FR2373831B1 (2) 1980-09-19

Family

ID=5995235

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7736284A Granted FR2373831A1 (fr) 1976-12-10 1977-12-02 Systeme de calculateur

Country Status (7)

Country Link
US (1) US4172283A (2)
JP (1) JPS5372547A (2)
BE (1) BE861695A (2)
DE (1) DE2656086C2 (2)
FR (1) FR2373831A1 (2)
GB (1) GB1593988A (2)
IT (1) IT1088990B (2)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0023568A3 (en) * 1979-07-30 1981-08-12 International Business Machines Corporation Data interface mechanism for interfacing bit-parallel data buses of different bit width
FR2535506A1 (fr) * 1982-11-01 1984-05-04 Raytheon Co Dispositif d'alignement bidirectionnel de multiplets de donnees pour memoire a acces aleatoire et procede pour sa mise en oeuvre

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4315308A (en) * 1978-12-21 1982-02-09 Intel Corporation Interface between a microprocessor chip and peripheral subsystems
IT1121031B (it) * 1979-09-19 1986-03-26 Olivetti & Co Spa Sistema di elaborazione di dati multiprocessore
DE3069538D1 (en) * 1980-02-28 1984-12-06 Intel Corp Microprocessor interface control apparatus
DE3104928C2 (de) * 1981-02-11 1985-09-05 Siemens AG, 1000 Berlin und 8000 München Multi-Mikrorechneranlage mit direktem Speicherzugriff
US4583167A (en) * 1981-06-24 1986-04-15 Elevator Gmbh Procedure and apparatus for conveying external and output data to a processor system
GB2117945A (en) * 1982-04-01 1983-10-19 Raytheon Co Memory data transfer
US4530053A (en) * 1983-04-14 1985-07-16 International Business Machines Corporation DMA multimode transfer controls
US5297260A (en) * 1986-03-12 1994-03-22 Hitachi, Ltd. Processor having a plurality of CPUS with one CPU being normally connected to common bus
US6379998B1 (en) 1986-03-12 2002-04-30 Hitachi, Ltd. Semiconductor device and method for fabricating the same
AU6642290A (en) * 1989-10-17 1991-05-31 Maurice E. Mitchell A microcomputer with disconnected, open, independent, bimemory architecture
US5202035A (en) * 1990-07-16 1993-04-13 Nalco Chemical Company Liquid aluminum phosphate salt gelling agent
JP3524337B2 (ja) 1997-07-25 2004-05-10 キヤノン株式会社 バス管理装置及びそれを有する複合機器の制御装置
DE102007028802B4 (de) * 2007-06-22 2010-04-08 Qimonda Ag Integrierte Logikschaltung und Verfahren zum Herstellen einer integrierten Logikschaltung

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2361292A1 (de) * 1973-12-08 1975-06-12 Philips Patentverwaltung Schaltungsanordnung zur uebertragung von daten aus einem speicher in eine rechenanlage

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3343135A (en) * 1964-08-13 1967-09-19 Ibm Compiling circuitry for a highly-parallel computing system
US3593300A (en) * 1967-11-13 1971-07-13 Ibm Arrangement for automatically selecting units for task executions in data processing systems
US3629854A (en) * 1969-07-22 1971-12-21 Burroughs Corp Modular multiprocessor system with recirculating priority
GB1478363A (en) * 1974-07-30 1977-06-29 Mullard Ltd Data transmission systems
CH584488A5 (2) * 1975-05-05 1977-01-31 Ibm

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2361292A1 (de) * 1973-12-08 1975-06-12 Philips Patentverwaltung Schaltungsanordnung zur uebertragung von daten aus einem speicher in eine rechenanlage

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
EXBK/71 *
NO009668/76 *
NV700/72 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0023568A3 (en) * 1979-07-30 1981-08-12 International Business Machines Corporation Data interface mechanism for interfacing bit-parallel data buses of different bit width
FR2535506A1 (fr) * 1982-11-01 1984-05-04 Raytheon Co Dispositif d'alignement bidirectionnel de multiplets de donnees pour memoire a acces aleatoire et procede pour sa mise en oeuvre

Also Published As

Publication number Publication date
JPS5372547A (en) 1978-06-28
IT1088990B (it) 1985-06-10
FR2373831B1 (2) 1980-09-19
US4172283A (en) 1979-10-23
DE2656086A1 (de) 1978-06-22
BE861695A (fr) 1978-03-31
DE2656086C2 (de) 1986-08-28
GB1593988A (en) 1981-07-22

Similar Documents

Publication Publication Date Title
FR2373831A1 (fr) Systeme de calculateur
DE3788805D1 (de) Prioritaetstechnik für einen zerteilten transaktionsbus in einem multiprozessorrechnersystem.
CN107389085B (zh) 一种道路通行属性的确定方法、装置、计算机及存储介质
EP0757315A3 (en) Fail-fast, fail-functional, fault-tolerant multiprocessor system
EP1471329A3 (en) Route searching system, route searching method, navigation system and computer program product
EP0343567A3 (en) Multi-processing system and cache apparatus for use in the same
FR2354595A1 (fr) Systeme calculateur
ES2064364T3 (es) Sistema de control de la prioridad de acceso para memoria principal para un ordenador.
FR2403600A1 (fr) Systeme de calculateur
CN115752498A (zh) 一种道路通行状况的提醒方法、装置、车辆及存储介质
FR2443723A1 (fr) Dispositif de reduction du temps d'acces aux informations contenues dans une memoire d'un systeme de traitement de l'information
FR2436444A1 (fr) Systeme de multitraitement de donnees
Schneider et al. Exposure-based models of trail user crashes at roadway crossings
FR2357983A1 (fr) Dispositif de memoire
JPS61217861A (ja) デ−タ処理方式
FR2444299A1 (fr) Dispositif pour l'effacement selectif d'une antememoire
SU1126972A1 (ru) Устройство дл поиска информации
CN111369800A (zh) 让行车辆识别方法和装置
Wattleworth et al. A capacity analysis technique for highway junctions
KR910012941A (ko) 듀얼포트를 이용한 프로세서간 통신방식
JP2946561B2 (ja) マルチプロセッサシステム
SU1762309A1 (ru) Устройство дл сопр жени двух процессоров
SU926717A1 (ru) Ассоциативное запоминающее устройство
Reeves Classroom notes A tutorial design of a simulation model
SU1711161A2 (ru) Устройство дл приоритетного подключени источников информации к общей магистрали

Legal Events

Date Code Title Description
ST Notification of lapse