FR2425110A1 - Systeme de traitement de donnees a antememoire - Google Patents

Systeme de traitement de donnees a antememoire

Info

Publication number
FR2425110A1
FR2425110A1 FR7832892A FR7832892A FR2425110A1 FR 2425110 A1 FR2425110 A1 FR 2425110A1 FR 7832892 A FR7832892 A FR 7832892A FR 7832892 A FR7832892 A FR 7832892A FR 2425110 A1 FR2425110 A1 FR 2425110A1
Authority
FR
France
Prior art keywords
antememory
directory
groups
processing unit
data processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7832892A
Other languages
English (en)
Other versions
FR2425110B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/853,982 external-priority patent/US4156906A/en
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of FR2425110A1 publication Critical patent/FR2425110A1/fr
Application granted granted Critical
Publication of FR2425110B1 publication Critical patent/FR2425110B1/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/6028—Prefetching based on hints or prefetch instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)

Abstract

LE SYSTEME COMPREND UNE MEMOIRE PRINCIPALE RELIEE A UNE UNITE DE TRAITEMENT PAR UNE ANTEMEMOIRE COMPORTANT DES GROUPES D'EMPLACEMENTS DE MOTS, UN REPERTOIRE DE DONNEES SERVANT A MEMORISER DES ADRESSES DANS DES EMPLACEMENTS CORRESPONDANT AU NOMBRE DESDITS GROUPES, UN REPERTOIRE DE COMMANDE COMPRENANT UN NOMBRE DE BITS CORRESPONDANT AU NOMBRE DE GROUPES, ET UN TAMPON DE COMMANDE D'ENTREE POUR MEMORISER DES DEMANDES RECUES DE L'UNITE DE TRAITEMENT ET DE CIRCUITS DE COMMANDE QUI COMPRENNENT UN DECODEUR METTANT A UN ETAT PREDETERMINE UN BIT DEFINI DU REPERTOIRE DE COMMANDE QUAND LE REPERTOIRE DE DONNEES INDIQUE QUE LE MOT DEMANDE NE SE TROUVE PAS DANS L'ANTEMEMOIRE. APPLICATION AUX SYSTEMES DE TRAITEMENT MICROPROGRAMMES.
FR7832892A 1977-11-22 1978-11-22 Systeme de traitement de donnees a antememoire Expired FR2425110B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US85394477A 1977-11-22 1977-11-22
US05/853,982 US4156906A (en) 1977-11-22 1977-11-22 Buffer store including control apparatus which facilitates the concurrent processing of a plurality of commands

Publications (2)

Publication Number Publication Date
FR2425110A1 true FR2425110A1 (fr) 1979-11-30
FR2425110B1 FR2425110B1 (fr) 1986-04-11

Family

ID=27127201

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7832892A Expired FR2425110B1 (fr) 1977-11-22 1978-11-22 Systeme de traitement de donnees a antememoire

Country Status (3)

Country Link
DE (1) DE2849448A1 (fr)
FR (1) FR2425110B1 (fr)
GB (2) GB2008817B (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2447077A1 (fr) * 1978-12-11 1980-08-14 Honeywell Inf Systems Unite d'antememoire a dispositif a file d'attente de commandes
EP0097790A3 (en) * 1982-06-30 1986-11-20 International Business Machines Corporation Apparatus and method for controlling storage access in a multilevel storage system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3611315A (en) * 1968-10-09 1971-10-05 Hitachi Ltd Memory control system for controlling a buffer memory
FR2151425A5 (fr) * 1971-08-25 1973-04-13 Ibm
US4056844A (en) * 1974-02-26 1977-11-01 Hitachi, Ltd. Memory control system using plural buffer address arrays

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR111574A (fr) * 1973-12-13 1900-01-01

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3611315A (en) * 1968-10-09 1971-10-05 Hitachi Ltd Memory control system for controlling a buffer memory
FR2151425A5 (fr) * 1971-08-25 1973-04-13 Ibm
US4056844A (en) * 1974-02-26 1977-11-01 Hitachi, Ltd. Memory control system using plural buffer address arrays

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2447077A1 (fr) * 1978-12-11 1980-08-14 Honeywell Inf Systems Unite d'antememoire a dispositif a file d'attente de commandes
EP0097790A3 (en) * 1982-06-30 1986-11-20 International Business Machines Corporation Apparatus and method for controlling storage access in a multilevel storage system

Also Published As

Publication number Publication date
FR2425110B1 (fr) 1986-04-11
DE2849448A1 (de) 1979-06-07
GB2080989A (en) 1982-02-10
GB2008817B (en) 1982-11-10
GB2008817A (en) 1979-06-06
GB2080989B (en) 1982-12-08

Similar Documents

Publication Publication Date Title
DE3887324T2 (de) Speicheranordnung.
US5276836A (en) Data processing device with common memory connecting mechanism
US4747070A (en) Reconfigurable memory system
EP0072179B1 (fr) Effacement d'adresses invalides dans une mémoire cache
US4803621A (en) Memory access system
US5649144A (en) Apparatus, systems and methods for improving data cache hit rates
KR860002758A (ko) 파이프라인 캐쉬 메모리 장치
RU2157562C2 (ru) Контроллер памяти, который выполняет команды считывания и записи не в порядке простой очереди
DE3169774D1 (en) Method and device to control the conflicts posed by multiple accesses to a same cache-memory of a digital data processing system comprising at least two processors each possessing a cache
FR2447077A1 (fr) Unite d'antememoire a dispositif a file d'attente de commandes
JPH07113903B2 (ja) キャッシュ記憶制御方式
GB1507284A (en) Microprogrammed data processing apparatus
EP0611026A1 (fr) Antémémoire de données à double porte
EP0772822A1 (fr) Microprocesseur qui oriente selon un traitement pipeline les demandes d'acces vers une memoire externe
FR2479532A1 (fr) Procede et dispositif pour gerer les transferts d'informations entre un ensemble memoire et les differentes unites de traitement d'un systeme de traitement numerique de l'information
HK95493A (en) Alias address support
FR2438298A1 (fr) Memoire de commande d'un systeme de traitement de donnees
US6226703B1 (en) Method and apparatus for reducing the apparent read latency when connecting busses with fixed read replay timeouts to CPU'S with write-back caches
TNSN87107A1 (fr) Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance
US4594658A (en) Hierarchy of control stores for overlapped data transmission
GB2011134A (en) Data processing system including a cache store
JPS5819953A (ja) マイクロプログラム制御方式
JPS58150196A (ja) 主記憶キ−の更新制御方式
JPS6433656A (en) Control system for transfer of data
FR2382052A1 (fr) Dispositif d'insertion d'instructions pour un equipement de telecommunication commande par un programme memorise

Legal Events

Date Code Title Description
ST Notification of lapse