FR3087975B1 - Procede et systeme pour la transmission de donnees de maniere fiable - Google Patents
Procede et systeme pour la transmission de donnees de maniere fiable Download PDFInfo
- Publication number
- FR3087975B1 FR3087975B1 FR1801150A FR1801150A FR3087975B1 FR 3087975 B1 FR3087975 B1 FR 3087975B1 FR 1801150 A FR1801150 A FR 1801150A FR 1801150 A FR1801150 A FR 1801150A FR 3087975 B1 FR3087975 B1 FR 3087975B1
- Authority
- FR
- France
- Prior art keywords
- clock
- rising edge
- consecutive
- edge
- data transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P27/00—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
- H02P27/04—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
- H02P27/06—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using DC to AC converters or inverters
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Communication Control (AREA)
Abstract
Procédé et dispositif pour transmettre des données de manière fiable à au moins un équipement (23) dans lesquels : A partir de son horloge initiale H1, un équipement (23) génère au moins une première horloge H1U à partir d'un front montant de l'horloge initiale H1 avec une fréquence F1U et une deuxième horloge H1D à partir d'un front descendant de l'horloge initiale Hi, avec une fréquence F1D, L'équipement : Lit les données reçues en utilisant au moins un premier front montant de H1U et un front descendant consécutif du premier front montant de H1U, puis lit les données reçues en utilisant un premier front montant de H1D et un front descendant consécutif du premier front montant de H1D, les quatre fronts d'horloge utilisés étant consécutifs de 2F1, Décode au moins les quatre messages en utilisant un code correcteur d'erreur, Lorsqu'au moins un message décodé est correct, il utilise les informations contenues dans ce message pour piloter un dispositif en liaison avec ledit équipement.
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1801150A FR3087975B1 (fr) | 2018-10-31 | 2018-10-31 | Procede et systeme pour la transmission de donnees de maniere fiable |
| CA3060527A CA3060527A1 (fr) | 2018-10-31 | 2019-10-29 | Methode et systeme pour la transmission de donnees de maniere fiable |
| US16/667,455 US10862665B2 (en) | 2018-10-31 | 2019-10-29 | Method and system for transmitting data reliably |
| EP19205919.4A EP3648382B1 (fr) | 2018-10-31 | 2019-10-29 | Procédé et système pour la transmission de données de manière fiable |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1801150A FR3087975B1 (fr) | 2018-10-31 | 2018-10-31 | Procede et systeme pour la transmission de donnees de maniere fiable |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR3087975A1 FR3087975A1 (fr) | 2020-05-01 |
| FR3087975B1 true FR3087975B1 (fr) | 2021-12-03 |
Family
ID=66676566
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR1801150A Expired - Fee Related FR3087975B1 (fr) | 2018-10-31 | 2018-10-31 | Procede et systeme pour la transmission de donnees de maniere fiable |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10862665B2 (fr) |
| EP (1) | EP3648382B1 (fr) |
| CA (1) | CA3060527A1 (fr) |
| FR (1) | FR3087975B1 (fr) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7139675B2 (ja) | 2018-04-27 | 2022-09-21 | セイコーエプソン株式会社 | リサンプリング回路、物理量センサーユニット、慣性計測装置及び構造物監視装置 |
| JP2019191070A (ja) * | 2018-04-27 | 2019-10-31 | セイコーエプソン株式会社 | リサンプリング回路、物理量センサーユニット、慣性計測装置及び構造物監視装置 |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5602857A (en) * | 1993-09-21 | 1997-02-11 | Cirrus Logic, Inc. | Error correction method and apparatus |
| US5450458A (en) * | 1994-08-05 | 1995-09-12 | International Business Machines Corporation | Method and apparatus for phase-aligned multiple frequency synthesizer with synchronization window decoder |
| US5835753A (en) * | 1995-04-12 | 1998-11-10 | Advanced Micro Devices, Inc. | Microprocessor with dynamically extendable pipeline stages and a classifying circuit |
| FR2735928B1 (fr) * | 1995-06-22 | 1997-07-18 | France Telecom | Codeur/decodeur manchester |
| FR2748171B1 (fr) * | 1996-04-30 | 1998-07-17 | Motorola Inc | Procede de generation d'un signal d'horloge pour une utilisation dans un recepteur de donnees, generateur d'horloge, recepteur de donnees et systeme d'acces telecommande pour vehicules |
| US5867533A (en) * | 1996-08-14 | 1999-02-02 | International Business Machines Corporation | Digital delta mode carrier sense for a wireless LAN |
| TW459229B (en) * | 1999-02-24 | 2001-10-11 | Matsushita Electric Industrial Co Ltd | Semiconductor memory device |
| US7139965B2 (en) * | 2003-10-08 | 2006-11-21 | Hewlett-Packard Development Company, L.P. | Bus device that concurrently synchronizes source synchronous data while performing error detection and correction |
| KR100546389B1 (ko) * | 2003-10-22 | 2006-01-26 | 삼성전자주식회사 | 카스 레이턴시에 따라 동기되는 타이밍이 변하는 반도체메모리 장치 |
| US7098714B2 (en) * | 2003-12-08 | 2006-08-29 | Micron Technology, Inc. | Centralizing the lock point of a synchronous circuit |
| US7681099B2 (en) * | 2007-05-17 | 2010-03-16 | Advanced Micro Devices, Inc. | Techniques for integrated circuit clock signal manipulation to facilitate functional and speed test |
| US8005995B2 (en) * | 2007-08-16 | 2011-08-23 | Micron Technology, Inc. | Command interface systems and methods |
| JP2009181439A (ja) * | 2008-01-31 | 2009-08-13 | Toshiba Corp | メモリシステム |
| US8371669B1 (en) * | 2009-02-18 | 2013-02-12 | Marvell International Ltd. | Fire timing control in printing devices |
| KR101220178B1 (ko) * | 2009-10-28 | 2013-01-11 | 한국전자통신연구원 | 수동형 rfid 리더의 심볼 동기화 방법 및 장치 |
| US8983413B2 (en) * | 2010-12-01 | 2015-03-17 | Intel Mobile Communications GmbH | Communication device including multiple LO receivers |
| WO2013088173A1 (fr) * | 2011-12-14 | 2013-06-20 | Wolfson Microelectronics Plc | Transfert de données |
| US9710411B2 (en) * | 2013-01-24 | 2017-07-18 | Texas Instruments Incorporated | Signal conditioner |
| US10180874B2 (en) * | 2015-10-28 | 2019-01-15 | Western Digital Technologies, Inc. | Storage device operations based on bit error rate (BER) estimate |
-
2018
- 2018-10-31 FR FR1801150A patent/FR3087975B1/fr not_active Expired - Fee Related
-
2019
- 2019-10-29 CA CA3060527A patent/CA3060527A1/fr active Pending
- 2019-10-29 US US16/667,455 patent/US10862665B2/en active Active
- 2019-10-29 EP EP19205919.4A patent/EP3648382B1/fr active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CA3060527A1 (fr) | 2020-04-30 |
| EP3648382B1 (fr) | 2022-03-30 |
| EP3648382A1 (fr) | 2020-05-06 |
| FR3087975A1 (fr) | 2020-05-01 |
| US20200136794A1 (en) | 2020-04-30 |
| US10862665B2 (en) | 2020-12-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12010713B2 (en) | Methods and apparatuses for transmitting and receiving a preemption indication | |
| RU2298881C2 (ru) | Способ и система для управления потоком между контроллером базовой станции и базовой приемопередающей станцией | |
| EP3678323B1 (fr) | Étalonnage de circuit de récupération de données d'horloge multiphase | |
| CN103493424B (zh) | 对从数据流中重新产生的时钟信号的调整 | |
| US9628255B1 (en) | Methods and apparatus for transmitting data over a clock signal | |
| PH12019500991A1 (en) | Synchronization system and method for single-bus transmission of 1pps+tod information | |
| EP3332596B1 (fr) | Procédés et appareils pour exécuter une planification de liaison montante et une transmission de liaison montante | |
| MA39220A1 (fr) | Procédés et nœuds relatifs à une acquisition d'informations système pendant une opération de sous-trame flexible | |
| WO2015153773A1 (fr) | Procédés pour envoyer des informations supplémentaires dans la bande sur un bus de circuit inter-intégré (i2c) | |
| KR101775981B1 (ko) | 통신 회로 및 샘플링 조정 방법 | |
| CN107771331B (zh) | 独立式uark brk检测 | |
| CN108631898A (zh) | 一种光纤串行数据通信方法 | |
| HRP20190925T1 (hr) | Upravljački protokol s promjenjivom brzinom prijenosa podataka | |
| EP4073661B1 (fr) | Récupération de données et d'horloge à demi-fréquence en boucle ouverte très rapide pour des interfaces de couches physiques (c-phy) de prochaine génération | |
| CN105262565B (zh) | 一种基于相位调制传递时钟与数据的编码方法及系统 | |
| US6631429B2 (en) | Real-time processing of a synchronous or isochronous data stream in the presence of gaps in the data stream due to queue underflow or overflow | |
| US20190081828A1 (en) | Baud rate tracking and compensation apparatus and method | |
| US20090222705A1 (en) | Data processor system and a method for communication data | |
| US10862665B2 (en) | Method and system for transmitting data reliably | |
| WO1988000780A1 (fr) | Emetteur et recepteur de transmission optique | |
| CN110830086B (zh) | 一种信号处理装置和阅读器 | |
| JPH08274766A (ja) | クロック回復外挿法 | |
| CN112351049B (zh) | 数据传输方法、装置、设备及存储介质 | |
| WO2012079322A1 (fr) | Procédé anti-collision pour étiquettes multiples, lecteur et système d'identification radiofréquence | |
| EP4621586A1 (fr) | Procédé et appareil de codage et de multiplexage d'un flux dans un canal série |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PLFP | Fee payment |
Year of fee payment: 2 |
|
| PLSC | Publication of the preliminary search report |
Effective date: 20200501 |
|
| PLFP | Fee payment |
Year of fee payment: 3 |
|
| PLFP | Fee payment |
Year of fee payment: 4 |
|
| PLFP | Fee payment |
Year of fee payment: 5 |
|
| ST | Notification of lapse |
Effective date: 20240606 |
|
| CA | Change of address |
Effective date: 20240910 |
|
| TP | Transmission of property |
Owner name: SAFRAN ELECTRICAL & POWER, FR Effective date: 20240913 |