FR3101983B1 - Détermination d'un bit indicateur - Google Patents
Détermination d'un bit indicateur Download PDFInfo
- Publication number
- FR3101983B1 FR3101983B1 FR1911347A FR1911347A FR3101983B1 FR 3101983 B1 FR3101983 B1 FR 3101983B1 FR 1911347 A FR1911347 A FR 1911347A FR 1911347 A FR1911347 A FR 1911347A FR 3101983 B1 FR3101983 B1 FR 3101983B1
- Authority
- FR
- France
- Prior art keywords
- determining
- indicator bit
- processing
- data item
- binary data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/40—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay
- G06F7/405—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay binary
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/002—Countermeasures against attacks on cryptographic mechanisms
- H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Storage Device Security (AREA)
- Executing Machine-Instructions (AREA)
Abstract
Détermination d'un bit indicateur La présente description concerne un procédé de détermination d'un bit indicateur de retenue (Flag_C) d'une première donnée binaire (D) comportant une étape de traitement de ladite donnée binaire (D) masquée (D_M) par une opération de masquage, et ne comportant aucune étape de traitement de ladite première donnée (D). Figure pour l'abrégé : Fig. 3
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1911347A FR3101983B1 (fr) | 2019-10-11 | 2019-10-11 | Détermination d'un bit indicateur |
| US17/039,108 US11714604B2 (en) | 2019-10-11 | 2020-09-30 | Device and method for binary flag determination |
| CN202011080609.6A CN112653448B (zh) | 2019-10-11 | 2020-10-10 | 用于二进制标志确定的设备和方法 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1911347 | 2019-10-11 | ||
| FR1911347A FR3101983B1 (fr) | 2019-10-11 | 2019-10-11 | Détermination d'un bit indicateur |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR3101983A1 FR3101983A1 (fr) | 2021-04-16 |
| FR3101983B1 true FR3101983B1 (fr) | 2021-11-12 |
Family
ID=69743318
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR1911347A Active FR3101983B1 (fr) | 2019-10-11 | 2019-10-11 | Détermination d'un bit indicateur |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US11714604B2 (fr) |
| CN (1) | CN112653448B (fr) |
| FR (1) | FR3101983B1 (fr) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR3101980B1 (fr) | 2019-10-11 | 2021-12-10 | St Microelectronics Grenoble 2 | Processeur |
| FR3101982B1 (fr) | 2019-10-11 | 2024-03-08 | St Microelectronics Grenoble 2 | Détermination d'un bit indicateur |
| TWI785954B (zh) * | 2021-12-30 | 2022-12-01 | 新唐科技股份有限公司 | 節省進位加法器、安全加法器以及執行安全節省進位加法的方法 |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2820914A1 (fr) * | 2001-02-15 | 2002-08-16 | Bull Cp8 | Procede de securisation d'un ensemble electronique mettant en oeuvre en algorithme cryptographique utilisant des operations booleennes et des operations arithmetiques, et systeme embarque correspondant |
| US20040254966A1 (en) | 2003-05-16 | 2004-12-16 | Daewoo Educational Foundation | Bit manipulation operation circuit and method in programmable processor |
| US7370180B2 (en) | 2004-03-08 | 2008-05-06 | Arm Limited | Bit field extraction with sign or zero extend |
| ATE392659T1 (de) | 2004-12-01 | 2008-05-15 | Telecom Italia Spa | Verfahren und diesbezügliche einrichtung zur hardwareorientierten umsetzung zwischen arithmetik- und boolscher zufallsmaskierung |
| KR100725169B1 (ko) * | 2005-01-27 | 2007-06-04 | 삼성전자주식회사 | 전력 분석 공격에 안전한 논리 연산 장치 및 방법 |
| JP4783104B2 (ja) | 2005-09-29 | 2011-09-28 | 株式会社東芝 | 暗号化/復号装置 |
| KR100837270B1 (ko) * | 2006-06-07 | 2008-06-11 | 삼성전자주식회사 | 스마트 카드 및 그것의 데이터 보안 방법 |
| US7921148B2 (en) * | 2006-08-09 | 2011-04-05 | Infineon Technologies Ag | Standard cell for arithmetic logic unit and chip card controller |
| US20100281092A1 (en) * | 2006-08-09 | 2010-11-04 | Thomas Kuenemund | Standard cell for arithmetic logic unit and chip card controller |
| KR101566408B1 (ko) * | 2009-03-13 | 2015-11-05 | 삼성전자주식회사 | 불 마스크와 산술 마스크의 변환 회로 및 변환 방법 |
| US8392494B2 (en) * | 2009-06-26 | 2013-03-05 | Intel Corporation | Method and apparatus for performing efficient side-channel attack resistant reduction using montgomery or barrett reduction |
| WO2012127572A1 (fr) | 2011-03-18 | 2012-09-27 | 富士通株式会社 | Procédé, programme et dispositif de traitement de données secrètes |
| WO2013081588A1 (fr) * | 2011-11-30 | 2013-06-06 | Intel Corporation | Instruction et logique destinées à donner une fonctionnalité de comparaison horizontale sur un vecteur |
| US9588764B2 (en) | 2011-12-23 | 2017-03-07 | Intel Corporation | Apparatus and method of improved extract instructions |
| US9542154B2 (en) * | 2013-06-25 | 2017-01-10 | Intel Corporation | Fused multiply add operations using bit masks |
| EP2884387B1 (fr) * | 2013-12-13 | 2016-09-14 | Thomson Licensing | Ajout modulaire efficace résistant aux attaques par canaux auxiliaires |
| US9898623B2 (en) | 2014-03-31 | 2018-02-20 | Stmicroelectronics S.R.L. | Method for performing an encryption with look-up tables, and corresponding encryption apparatus and computer program product |
| EP3424175B1 (fr) | 2016-03-03 | 2024-02-21 | Cryptography Research, Inc. | Conversion d'une valeur masquée booléenne en une valeur masquée arithmétiquement pour des opérations cryptographiques |
| EP3503460B1 (fr) * | 2017-12-22 | 2025-09-03 | Secure-IC SAS | Système et procédé d'addition arithmétique de données avec masque booléen |
| EP3557813A1 (fr) | 2018-04-17 | 2019-10-23 | Gemalto Sa | Procédé protégé contre les attaques par canaux auxiliaires effectuant une opération arithmétique d'un algorithme cryptographique mélangeant des opérations booléennes et arithmétiques |
| DE102018113475A1 (de) | 2018-06-06 | 2019-12-12 | Infineon Technologies Ag | Rechenwerk zum rechnen mit maskierten daten |
| US11507699B2 (en) | 2019-09-27 | 2022-11-22 | Intel Corporation | Processor with private pipeline |
| FR3101980B1 (fr) | 2019-10-11 | 2021-12-10 | St Microelectronics Grenoble 2 | Processeur |
| FR3101982B1 (fr) | 2019-10-11 | 2024-03-08 | St Microelectronics Grenoble 2 | Détermination d'un bit indicateur |
| FR3101981B1 (fr) | 2019-10-11 | 2021-11-12 | St Microelectronics Grenoble 2 | Extraction et insertion de mots binaires |
-
2019
- 2019-10-11 FR FR1911347A patent/FR3101983B1/fr active Active
-
2020
- 2020-09-30 US US17/039,108 patent/US11714604B2/en active Active
- 2020-10-10 CN CN202011080609.6A patent/CN112653448B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20210109708A1 (en) | 2021-04-15 |
| CN112653448B (zh) | 2025-07-04 |
| US11714604B2 (en) | 2023-08-01 |
| CN112653448A (zh) | 2021-04-13 |
| FR3101983A1 (fr) | 2021-04-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FR3101983B1 (fr) | Détermination d'un bit indicateur | |
| GB2604769A (en) | Ontology-based query routing for distributed knowledge bases | |
| MX2024004940A (es) | Metodo de codificacion de datos tridimensionales, metodo de decodificacion de datos tridimensionales, dispositivo codificador de datos tridimensionales y dispositivo decodificador de datos tridimensionales. | |
| GB2601971A (en) | Distinguishing voice commands | |
| US20130191739A1 (en) | Intelligent automatic expansion/contraction of abbreviations in text-based electronic communications | |
| US20190034228A1 (en) | Method and apparatus for task scheduling | |
| ZA202306267B (en) | Systems and methods for accessing data entities managed by a data processing system | |
| GB2579512A (en) | Cognitive data filtering for storage environments | |
| FR3101982B1 (fr) | Détermination d'un bit indicateur | |
| CN114443716A (zh) | 基于事件时间窗口的Gaia平台水位线动态调整方法及装置 | |
| MX2021001624A (es) | Sistemas y métodos para asignar una solicitud de servicio. | |
| FI3610369T3 (fi) | Teknologiat integraatioliittymien luomiseksi ja jakamiseksi pilvipalvelun välitysjärjestelmässä | |
| EP4618564A3 (fr) | Procédés et systèmes pour déterminer la précision d'informations liées au sport extraites de trames vidéo numériques | |
| CN116166739A (zh) | 用于实时同步数据的方法、装置、电子设备及存储介质 | |
| GB2587583A (en) | Multiple cache processing of streaming data | |
| RU2008119809A (ru) | Способ и система вычисления указателя для масштабируемого программируемого кольцевого буфера | |
| SA522441243B1 (ar) | نظام وطريقة لتحديد مرشحي إدارة المياه على مستوى الأصول | |
| FR3101980B1 (fr) | Processeur | |
| EP4328801A3 (fr) | Programme de détermination, appareil de détermination et procédé de détermination | |
| FR3092678B1 (fr) | Registre distribué | |
| FR3130419B1 (fr) | Détection de dispositif NFC | |
| CN116955416B (zh) | 数据处理方法、系统、设备及存储介质 | |
| CN108846083B (zh) | 频繁模式挖掘方法及装置 | |
| FR3095073B1 (fr) | Codage de données sur bus série | |
| WO2017008677A1 (fr) | Procédé et dispositif de détection de données |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PLFP | Fee payment |
Year of fee payment: 2 |
|
| PLSC | Publication of the preliminary search report |
Effective date: 20210416 |
|
| PLFP | Fee payment |
Year of fee payment: 3 |
|
| PLFP | Fee payment |
Year of fee payment: 4 |
|
| PLFP | Fee payment |
Year of fee payment: 5 |
|
| PLFP | Fee payment |
Year of fee payment: 6 |
|
| PLFP | Fee payment |
Year of fee payment: 7 |