IT1252241B - Metodo e sistema per la riduzione del jitter di una struttura a pll (phase loked loop) caratterizzato da un rapporto razionale tra le le frequenze d`ingresso e di uscita. - Google Patents

Metodo e sistema per la riduzione del jitter di una struttura a pll (phase loked loop) caratterizzato da un rapporto razionale tra le le frequenze d`ingresso e di uscita.

Info

Publication number
IT1252241B
IT1252241B ITMI913303A ITMI913303A IT1252241B IT 1252241 B IT1252241 B IT 1252241B IT MI913303 A ITMI913303 A IT MI913303A IT MI913303 A ITMI913303 A IT MI913303A IT 1252241 B IT1252241 B IT 1252241B
Authority
IT
Italy
Prior art keywords
jitter
input
pll
loked
phase
Prior art date
Application number
ITMI913303A
Other languages
English (en)
Inventor
Silvio Cucchi
Luca Ponte
Original Assignee
Alcatel Italia
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Italia filed Critical Alcatel Italia
Priority to ITMI913303A priority Critical patent/IT1252241B/it
Publication of ITMI913303A0 publication Critical patent/ITMI913303A0/it
Priority to AU29811/92A priority patent/AU657820B2/en
Priority to EP92120705A priority patent/EP0546466B1/en
Priority to DE69223220T priority patent/DE69223220T2/de
Priority to ES92120705T priority patent/ES2112292T3/es
Publication of ITMI913303A1 publication Critical patent/ITMI913303A1/it
Application granted granted Critical
Publication of IT1252241B publication Critical patent/IT1252241B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

Il trovato concerne un metodo per il controllo di PLL in cui il rapporto fra la frequenza di uscita e quella di ingresso é un numero razionale. Esso si caratterizza per la presenza di un sistema di controllo del divisore programmabile di frequenza presente nel PLL.In base all'errore di fase prodotto da un comparatore si effettua una stima dell'errore di fase dell'oscillatore dalla quale si ricava un segnale di comando, del divisore di frequenza. Lo scopo del sistema di controllo è quello di trasformare il jitter a bassa frequenza sul segnale di uscita dal PLL in jitter ad alta frequenza facilmente eliminabile con un opportuno filtraggio del segnale.
ITMI913303A 1991-12-10 1991-12-10 Metodo e sistema per la riduzione del jitter di una struttura a pll (phase loked loop) caratterizzato da un rapporto razionale tra le le frequenze d`ingresso e di uscita. IT1252241B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
ITMI913303A IT1252241B (it) 1991-12-10 1991-12-10 Metodo e sistema per la riduzione del jitter di una struttura a pll (phase loked loop) caratterizzato da un rapporto razionale tra le le frequenze d`ingresso e di uscita.
AU29811/92A AU657820B2 (en) 1991-12-10 1992-12-01 Method of reducing jitter in phase-locked loop
EP92120705A EP0546466B1 (en) 1991-12-10 1992-12-04 Method and system for reducing the jitter of a PLL (Phase Locked Loop) structure characterized by a rational ratio between input and output frequencies
DE69223220T DE69223220T2 (de) 1991-12-10 1992-12-04 Verfahren und System zur Phasenjitterreduzierung in einem Phasenregelkreis mit gebrochenem N-Teilerverhältnis
ES92120705T ES2112292T3 (es) 1991-12-10 1992-12-04 Metodo y sistema para reducir la fluctuacion de una estructura pll (bucle de enganche de fase) caracterizada por una relacion racional entre frecuencias de entrada y de salida.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI913303A IT1252241B (it) 1991-12-10 1991-12-10 Metodo e sistema per la riduzione del jitter di una struttura a pll (phase loked loop) caratterizzato da un rapporto razionale tra le le frequenze d`ingresso e di uscita.

Publications (3)

Publication Number Publication Date
ITMI913303A0 ITMI913303A0 (it) 1991-12-10
ITMI913303A1 ITMI913303A1 (it) 1993-06-10
IT1252241B true IT1252241B (it) 1995-06-05

Family

ID=11361295

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI913303A IT1252241B (it) 1991-12-10 1991-12-10 Metodo e sistema per la riduzione del jitter di una struttura a pll (phase loked loop) caratterizzato da un rapporto razionale tra le le frequenze d`ingresso e di uscita.

Country Status (5)

Country Link
EP (1) EP0546466B1 (it)
AU (1) AU657820B2 (it)
DE (1) DE69223220T2 (it)
ES (1) ES2112292T3 (it)
IT (1) IT1252241B (it)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6011815A (en) * 1997-09-16 2000-01-04 Telefonaktiebolaget Lm Ericsson Compensated ΔΣ controlled phase locked loop modulator
US6047029A (en) * 1997-09-16 2000-04-04 Telefonaktiebolaget Lm Ericsson Post-filtered delta sigma for controlling a phase locked loop modulator
US7282967B2 (en) 2003-10-30 2007-10-16 Avago Technologies General Ip ( Singapore) Pte. Ltd. Fixed frequency clock output having a variable high frequency input clock and an unrelated fixed frequency reference signal

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8907316D0 (en) * 1989-03-31 1989-09-13 Plessey Co Plc Fractional'n'synthesisers
CA2003428C (en) * 1989-11-21 1999-12-14 Thomas Atkin Denning Riley Frequency synthesizer
GB2238434B (en) * 1989-11-22 1994-03-16 Stc Plc Frequency synthesiser
US5055802A (en) * 1990-04-30 1991-10-08 Motorola, Inc. Multiaccumulator sigma-delta fractional-n synthesis

Also Published As

Publication number Publication date
AU657820B2 (en) 1995-03-23
ES2112292T3 (es) 1998-04-01
ITMI913303A0 (it) 1991-12-10
EP0546466A1 (en) 1993-06-16
AU2981192A (en) 1993-06-17
DE69223220D1 (de) 1998-01-02
DE69223220T2 (de) 1998-07-09
EP0546466B1 (en) 1997-11-19
ITMI913303A1 (it) 1993-06-10

Similar Documents

Publication Publication Date Title
EP0671814A3 (en) Delay locked loop for detecting the phase difference of two signals having different frequencies
CA2152180A1 (en) Phase locked loop synchronization circuit and method
KR920022684A (ko) 고주파 위상 동기 루프용 주파수 제어 발진기
SE8604662D0 (sv) Anordning for frekvenssyntetisering
EP0171162A3 (en) Phase-locked loop frequency synthesiser with a variable modulus prescaler
KR940023208A (ko) 고선명 텔레비젼용 디지탈 오디오 기기의 클럭검출 및 위상동기 루프장치
DE3889028D1 (de) Taktextrahierer mit digitaler phasenverriegelter Schleife für bipolare Signale.
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
EP0766404A3 (en) Clock generator utilizing phase locked loop circuit
SE9402321D0 (sv) Digital faskomparator
GB1531632A (en) Phase-locked loop arrangements
IL104176A (en) A dividing synchrome circuit
ATE89110T1 (de) Anordnung zum ableiten einer abtastfrequenz.
JPS5685948A (en) Stuffing synchronizing system
SE9600726L (sv) Digital faslåst slinga
KR890002850A (ko) 저역 색신호 변환장치
JPS5869125A (ja) 水晶発振器を用いた可変周波数発振器
KR950007297A (ko) 위상 동기 루프 및 동작 방법
JPS6441304A (en) Pll circuit for disk player
KR930003564A (ko) 위상동기 루프를 구비한 장치
JPS5776930A (en) Frequency shift signal generating system using pll
GB1495203A (en) Phase locked loop circuits
ITMI913303A1 (it) METODO E SISTEMA PER LA RIDUZIONE DEL JITTER DI UNA STRUTTURA A PLL (PHASE LOKED LOOP) CARATTERIZZATO DA UN RAPPORTO RAZIONALE TRA LE LE FREQUENZE DyINGRESSO E DI USCITA.
JPS60241338A (ja) 符号・復号器
KR970056173A (ko) 중간주파수 동기회로

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971128