ITTO20010531A0 - Buffer di uscita per una memoria non volatile con controllo dello slew rate ottimizzato. - Google Patents

Buffer di uscita per una memoria non volatile con controllo dello slew rate ottimizzato.

Info

Publication number
ITTO20010531A0
ITTO20010531A0 IT2001TO000531A ITTO20010531A ITTO20010531A0 IT TO20010531 A0 ITTO20010531 A0 IT TO20010531A0 IT 2001TO000531 A IT2001TO000531 A IT 2001TO000531A IT TO20010531 A ITTO20010531 A IT TO20010531A IT TO20010531 A0 ITTO20010531 A0 IT TO20010531A0
Authority
IT
Italy
Prior art keywords
volatile memory
output buffer
rate control
slew rate
optimized slew
Prior art date
Application number
IT2001TO000531A
Other languages
English (en)
Inventor
Lorenzo Bedarida
Andrea Corradi
Maria Mostola
Massimo Zucchinali
Original Assignee
St Microelectronics Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Srl filed Critical St Microelectronics Srl
Priority to IT2001TO000531A priority Critical patent/ITTO20010531A1/it
Publication of ITTO20010531A0 publication Critical patent/ITTO20010531A0/it
Priority to US10/161,055 priority patent/US6829177B2/en
Publication of ITTO20010531A1 publication Critical patent/ITTO20010531A1/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01728—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Read Only Memory (AREA)
IT2001TO000531A 2001-06-01 2001-06-01 Buffer di uscita per una memoria non volatile con controllo dello slew rate ottimizzato. ITTO20010531A1 (it)

Priority Applications (2)

Application Number Priority Date Filing Date Title
IT2001TO000531A ITTO20010531A1 (it) 2001-06-01 2001-06-01 Buffer di uscita per una memoria non volatile con controllo dello slew rate ottimizzato.
US10/161,055 US6829177B2 (en) 2001-06-01 2002-05-30 Output buffer for a nonvolatile memory with optimized slew-rate control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT2001TO000531A ITTO20010531A1 (it) 2001-06-01 2001-06-01 Buffer di uscita per una memoria non volatile con controllo dello slew rate ottimizzato.

Publications (2)

Publication Number Publication Date
ITTO20010531A0 true ITTO20010531A0 (it) 2001-06-01
ITTO20010531A1 ITTO20010531A1 (it) 2002-12-01

Family

ID=11458924

Family Applications (1)

Application Number Title Priority Date Filing Date
IT2001TO000531A ITTO20010531A1 (it) 2001-06-01 2001-06-01 Buffer di uscita per una memoria non volatile con controllo dello slew rate ottimizzato.

Country Status (2)

Country Link
US (1) US6829177B2 (it)
IT (1) ITTO20010531A1 (it)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006059910A (ja) * 2004-08-18 2006-03-02 Fujitsu Ltd 半導体装置
DE102004058220A1 (de) * 2004-11-29 2006-06-01 Infineon Technologies Ag Speicherbaustein
US7262637B2 (en) 2005-03-22 2007-08-28 Micron Technology, Inc. Output buffer and method having a supply voltage insensitive slew rate
US8929047B2 (en) * 2007-12-24 2015-01-06 Alcatel Lucent Transient protection at a line interface
US10854280B2 (en) * 2017-08-30 2020-12-01 Arm Limited Read assist circuitry for memory applications
US10217506B1 (en) 2017-08-30 2019-02-26 Arm Limited Dummy wordline underdrive circuitry
JP6743095B2 (ja) * 2018-07-24 2020-08-19 華邦電子股▲ふん▼有限公司Ｗｉｎｂｏｎｄ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏｒｐ． オフチップドライバ
US10777234B2 (en) * 2018-08-29 2020-09-15 Winbond Electronics Corp. Off-chip driver

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59181829A (ja) * 1983-03-31 1984-10-16 Toshiba Corp 半導体素子の出力バツフア回路
US5128890A (en) * 1991-05-06 1992-07-07 Motorola, Inc. Apparatus for performing multiplications with reduced power and a method therefor
JPH0865135A (ja) * 1994-08-17 1996-03-08 Fujitsu Ltd 出力バッファ回路
US5602783A (en) * 1996-02-01 1997-02-11 Micron Technology, Inc. Memory device output buffer
TW361010B (en) * 1996-09-30 1999-06-11 Hitachi Ltd Semiconductor device
US6141263A (en) 1999-03-01 2000-10-31 Micron Technology, Inc. Circuit and method for a high data transfer rate output driver

Also Published As

Publication number Publication date
ITTO20010531A1 (it) 2002-12-01
US6829177B2 (en) 2004-12-07
US20030059997A1 (en) 2003-03-27

Similar Documents

Publication Publication Date Title
DE60125932D1 (de) Nichtflüchtige Halbleiterspeicher
GB2384883B (en) Non-volatile memory control
ITTO20020686A0 (it) Sinterizzazione laser selettiva con direzione ottimizzata del percorso di scansione.
DE10196380T1 (de) Nicht-flüchtiger Cache
DE60334102D1 (de) Ausgangsregler
AU2002354082A1 (en) Nonvolatile memory
DE60205193D1 (de) Speicherleseverstärker
FR2849260B1 (fr) Cellule de memoire sram non volatile.
DE69937611D1 (de) Intelligenter Puffer-Speicher
ITTO20010531A0 (it) Buffer di uscita per una memoria non volatile con controllo dello slew rate ottimizzato.
ITRM20010530A0 (it) Marcatura di settore di memoria flash per consecutiva cancellazione in settore o banco.
IT1320442B1 (it) Dispositivo di azionamento di una valvola.
ITTO20010530A0 (it) Buffer di uscita per una memoria non volatile con riduzione del rumore di commutazione sul segnale di uscita e memoria non volatile comprend
ITRM20020493A0 (it) Memoria cam non volatile di tipo and.
DE60211987D1 (de) Nichtflüchtiger Halbleiterspeicher mit zirkularem Einschreiben
ITRM20020465A0 (it) Memoria cam non volatile di tipo nor.
FR2812753B1 (fr) Point memoire non volatile
ITTO20010148A0 (it) Dispositivo e metodo di temporizzazione lettura di una memoria non volatile con minimizzazione del rumore di commutazione.
IT1310945B1 (it) Imballatrice di residui di potatura.
ITRM20020314A1 (it) Impianto penieno apicale per falloplastica di ingrandimento.
ITBO20030575A1 (it) Sistema di controllo del carico per ribaltabili.
ITRM20010282A0 (it) Circuito di lettura per memoria non volatile.
IT1313853B1 (it) Buffer di uscita sincrono, particolarmente per memorie non volatili.
AU2002245586A1 (en) Using volatile memory to buffer non-volatile memory
ITRM20010298A0 (it) Interfaccia di comando di utilizzatore con decodificatore programmabile.