ITTO950914A0 - - Google Patents
Info
- Publication number
- ITTO950914A0 ITTO950914A0 ITTO950914A ITTO950914A ITTO950914A0 IT TO950914 A0 ITTO950914 A0 IT TO950914A0 IT TO950914 A ITTO950914 A IT TO950914A IT TO950914 A ITTO950914 A IT TO950914A IT TO950914 A0 ITTO950914 A0 IT TO950914A0
- Authority
- IT
- Italy
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/04—Distributors combined with modulators or demodulators
- H04J3/047—Distributors with transistors or integrated circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5672—Multiplexing, e.g. coding, scrambling
- H04L2012/5674—Synchronisation, timing recovery or alignment
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Time-Division Multiplex Systems (AREA)
- Communication Control (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT95TO000914A IT1281028B1 (it) | 1995-11-13 | 1995-11-13 | Circuito serializzatore-parallelizzatore per segnali numerici ad alta velocita' |
| US08/721,595 US5790058A (en) | 1995-11-13 | 1996-09-26 | Serializing-parallelizing circuit for high speed digital signals |
| CA002190069A CA2190069C (en) | 1995-11-13 | 1996-11-12 | Serialising-parallelising circuit for high speed digital signals |
| JP8315694A JPH09153889A (ja) | 1995-11-13 | 1996-11-13 | 高速デジタル信号用のシリアル化−パラレル化回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT95TO000914A IT1281028B1 (it) | 1995-11-13 | 1995-11-13 | Circuito serializzatore-parallelizzatore per segnali numerici ad alta velocita' |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| ITTO950914A0 true ITTO950914A0 (it) | 1995-11-13 |
| ITTO950914A1 ITTO950914A1 (it) | 1997-05-13 |
| IT1281028B1 IT1281028B1 (it) | 1998-02-11 |
Family
ID=11413959
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IT95TO000914A IT1281028B1 (it) | 1995-11-13 | 1995-11-13 | Circuito serializzatore-parallelizzatore per segnali numerici ad alta velocita' |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5790058A (it) |
| JP (1) | JPH09153889A (it) |
| CA (1) | CA2190069C (it) |
| IT (1) | IT1281028B1 (it) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11122636A (ja) * | 1997-10-09 | 1999-04-30 | Sony Corp | 映像信号伝送装置 |
| US6301637B1 (en) * | 1998-06-08 | 2001-10-09 | Storage Technology Corporation | High performance data paths |
| DE19917016A1 (de) * | 1999-04-15 | 2000-10-19 | Philips Corp Intellectual Pty | Schaltungsanordnung zur Parallel/Seriell-Umsetzung |
| US7702293B2 (en) * | 2001-11-02 | 2010-04-20 | Nokia Corporation | Multi-mode I/O circuitry supporting low interference signaling schemes for high speed digital interfaces |
| WO2003088489A2 (en) * | 2002-04-11 | 2003-10-23 | Fairchild Semiconductor Corporation | Pll for clock recovery with initialization sequence |
| US6838918B1 (en) * | 2002-11-19 | 2005-01-04 | Xilinx, Inc. | Hard phase alignment of clock signals using asynchronous level-mode state machine |
| CN1870442B (zh) * | 2005-05-26 | 2010-06-09 | 普诚科技股份有限公司 | 可集成化的串行数据译码器 |
| CN102684702A (zh) * | 2011-03-15 | 2012-09-19 | 上海华虹集成电路有限责任公司 | 一种nrzi编码的并行设计电路 |
| CN102904577A (zh) * | 2011-07-26 | 2013-01-30 | 上海华虹集成电路有限责任公司 | 一种nrzi编解码并行电路 |
| FR2979444A1 (fr) * | 2011-08-23 | 2013-03-01 | Kalray | Reseau sur puce extensible |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5638411A (en) * | 1991-05-23 | 1997-06-10 | Mitsubishi Denki Kabushiki Kaisha | Stuff bit synchronization system |
-
1995
- 1995-11-13 IT IT95TO000914A patent/IT1281028B1/it active IP Right Grant
-
1996
- 1996-09-26 US US08/721,595 patent/US5790058A/en not_active Expired - Fee Related
- 1996-11-12 CA CA002190069A patent/CA2190069C/en not_active Expired - Fee Related
- 1996-11-13 JP JP8315694A patent/JPH09153889A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| CA2190069A1 (en) | 1997-05-14 |
| ITTO950914A1 (it) | 1997-05-13 |
| CA2190069C (en) | 2000-09-05 |
| IT1281028B1 (it) | 1998-02-11 |
| US5790058A (en) | 1998-08-04 |
| JPH09153889A (ja) | 1997-06-10 |
Similar Documents
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 0001 | Granted |