JP2000504494A - 後の金属化のためにバイアを調整する方法 - Google Patents
後の金属化のためにバイアを調整する方法Info
- Publication number
- JP2000504494A JP2000504494A JP10521599A JP52159998A JP2000504494A JP 2000504494 A JP2000504494 A JP 2000504494A JP 10521599 A JP10521599 A JP 10521599A JP 52159998 A JP52159998 A JP 52159998A JP 2000504494 A JP2000504494 A JP 2000504494A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- vias
- dielectric
- mek
- laser
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/095—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers of vias therein
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0116—Porous, e.g. foam
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/015—Fluoropolymer, e.g. polytetrafluoroethylene [PTFE]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0055—After-treatment, e.g. cleaning or desmearing of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Adhesives Or Adhesive Processes (AREA)
- Electrodes Of Semiconductors (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1.基板を用意して基板に少なくとも1つのバイアをレーザーで孔あけをする ことを含む基板にバイアを形成する方法であって、レーザーによる孔あけの際に 生じた切除された物質を、基板のバイアをナトリウムエッチングによる洗浄にか けて取り除くことを含むことを特徴とする基板にバイアを形成する方法。 2.ナトリウムエッチングを有機媒質中のナトリウム分散液を使用して行う請 求項1の方法。 3.ナフタレン中のナトリウム分散液を使用してナトリウムエッチングを行う 請求項2の方法。 4.基板が多孔質有機基板材料から作られた誘電体層を含む請求項1の方法。 5.多孔質有機材料がフルオロポリマーマトリックスを含む請求項4の方法。 6.多孔質有機材料が延伸膨張ポリテトラフルオロエチレンである請求項5の 方法。 7.多孔質有機材料が、吸収されたまたは含浸された熱硬化性または熱可塑性 樹脂、接着剤樹脂および充填剤混合物を含有する多孔質マトリックス系を含む請 求項4の方法。 8.基板がマルチチップモジュールである請求項1の方法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/747,170 | 1996-11-08 | ||
| US08/747,170 US5833759A (en) | 1996-11-08 | 1996-11-08 | Method for preparing vias for subsequent metallization |
| PCT/US1997/019832 WO1998020539A1 (en) | 1996-11-08 | 1997-10-31 | Method for preparing vias for subsequent metallization |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000504494A true JP2000504494A (ja) | 2000-04-11 |
| JP2000504494A5 JP2000504494A5 (ja) | 2005-06-16 |
| JP4226655B2 JP4226655B2 (ja) | 2009-02-18 |
Family
ID=25003961
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP52159998A Expired - Lifetime JP4226655B2 (ja) | 1996-11-08 | 1997-10-31 | 後の金属化のためにバイアを調整する方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5833759A (ja) |
| JP (1) | JP4226655B2 (ja) |
| AU (1) | AU5099598A (ja) |
| WO (1) | WO1998020539A1 (ja) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006022083A1 (ja) * | 2004-08-23 | 2006-03-02 | Sumitomo Electric Industries, Ltd. | 穿孔された多孔質樹脂基材及び穿孔の内壁面を導電化した多孔質樹脂基材の製造方法 |
| JP2015046570A (ja) * | 2013-08-27 | 2015-03-12 | サムソン エレクトロ−メカニックス カンパニーリミテッド. | 多層印刷回路基板の製造方法 |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000263840A (ja) * | 1999-03-11 | 2000-09-26 | Hitachi Ltd | レーザ印字方法及びレーザ印字装置 |
| US6288360B1 (en) * | 1999-07-14 | 2001-09-11 | Aradigm Corporation | Excimer laser ablation process control of multilaminate materials |
| US6560248B1 (en) | 2000-06-08 | 2003-05-06 | Mania Barco Nv | System, method and article of manufacture for improved laser direct imaging a printed circuit board utilizing a mode locked laser and scophony operation |
| DE10029269B4 (de) * | 2000-06-14 | 2005-10-13 | Infineon Technologies Ag | Verfahren zur Herstellung eines elektronischen Bauteiles aus gehäusebildenden Substraten |
| US6420967B1 (en) | 2001-01-31 | 2002-07-16 | Lear Corporation | System and method for shared vehicle tire pressure monitoring, remote keyless entry, and vehicle immobilization |
| DE10317579B4 (de) * | 2003-04-16 | 2016-04-14 | Lasertec Gmbh | Verfahren und Vorrichtung zur Herstellung eines Gesenks in einem Werkstück |
| CA2527241A1 (en) | 2003-06-06 | 2004-12-16 | Sumitomo Electric Industries, Ltd. | Drilled porous resin base material, and method of manufacturing porous resin base material with conductive drilled inner wall surface |
| US9120181B2 (en) | 2010-09-16 | 2015-09-01 | Coherent, Inc. | Singulation of layered materials using selectively variable laser output |
| US10239160B2 (en) | 2011-09-21 | 2019-03-26 | Coherent, Inc. | Systems and processes that singulate materials |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4601783A (en) * | 1985-05-31 | 1986-07-22 | Morton Thiokol, Inc. | High concentration sodium permanganate etch batch and its use in desmearing and/or etching printed circuit boards |
| US5189261A (en) * | 1990-10-09 | 1993-02-23 | Ibm Corporation | Electrical and/or thermal interconnections and methods for obtaining such |
| JP3213037B2 (ja) * | 1992-01-07 | 2001-09-25 | 日東電工株式会社 | 加工フィルムの製造方法 |
| MY120404A (en) * | 1993-10-15 | 2005-10-31 | Kuraishiki Boseki Kabushiki Kaisha | Process for modifying the surfaces of the molded materials made of fluorine resins |
| DE69424393T2 (de) * | 1993-12-28 | 2001-02-15 | Nec Corp., Tokio/Tokyo | Verfahren zur Bildung von Kontaktbohrungen in einer isolierenden Membran und Verfahren zum Schneiden der Membran |
-
1996
- 1996-11-08 US US08/747,170 patent/US5833759A/en not_active Expired - Lifetime
-
1997
- 1997-10-31 JP JP52159998A patent/JP4226655B2/ja not_active Expired - Lifetime
- 1997-10-31 WO PCT/US1997/019832 patent/WO1998020539A1/en not_active Ceased
- 1997-10-31 AU AU50995/98A patent/AU5099598A/en not_active Abandoned
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006022083A1 (ja) * | 2004-08-23 | 2006-03-02 | Sumitomo Electric Industries, Ltd. | 穿孔された多孔質樹脂基材及び穿孔の内壁面を導電化した多孔質樹脂基材の製造方法 |
| US7807066B2 (en) | 2004-08-23 | 2010-10-05 | Sumitomo Electric Industries, Ltd. | Method of manufacturing a porous resin substrate having perforations and method of making a porous resin substrate including perforations having electrically conductive wall faces |
| KR101129931B1 (ko) * | 2004-08-23 | 2012-03-28 | 스미토모덴키고교가부시키가이샤 | 천공된 다공질 수지기재 및 천공의 내부벽면을 도전화한 다공질 수지기재의 제조방법 |
| JP2015046570A (ja) * | 2013-08-27 | 2015-03-12 | サムソン エレクトロ−メカニックス カンパニーリミテッド. | 多層印刷回路基板の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US5833759A (en) | 1998-11-10 |
| JP4226655B2 (ja) | 2009-02-18 |
| WO1998020539A1 (en) | 1998-05-14 |
| AU5099598A (en) | 1998-05-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4237259B2 (ja) | チップパッケージ基板およびその製造方法 | |
| JP2000504495A (ja) | チップモジュール中の配線能力を改善するための方法及び装置 | |
| JP3676379B2 (ja) | 多層配線板用樹脂付金属箔、その製造方法、多層配線板、および電子装置 | |
| EP1632797B1 (en) | Three dimensional structure and method of manufacturing the same | |
| JP5603095B2 (ja) | 高縦横比を有するマイクロスルーヴァイアの製造ばらつきを最小にする多周波数処理 | |
| US5397863A (en) | Fluorinated carbon polymer composites | |
| US5614250A (en) | Coated filler and use thereof | |
| JP2001525120A (ja) | ブラインドおよびスルーの両マイクロ―ヴァイアの入口の品質を向上するために吸光コーティングを用いる方法 | |
| JP2000505244A (ja) | ブラインドマイクロヴァイアの電気抵抗を改善するための多周波数処理 | |
| JP2000505248A (ja) | マイクロヴァイア形成のために大容積密度物質の除去を必要とするモジュールを効率的に製造するための逐次レーザ処理の方法 | |
| JP2000504491A (ja) | 電子アセンブリおよび電子物品内でのヴァイアのインダクタンスを低減する方法 | |
| KR19980041670A (ko) | 접착제-충전제 필름 복합재료 및 이의 제조방법 | |
| JPH10189673A (ja) | 電子部品のバーンインスクリーニング方法 | |
| JPH10284556A (ja) | ウェハーレベルの接触シートとその製造方法 | |
| JP2000504494A (ja) | 後の金属化のためにバイアを調整する方法 | |
| JP2002513509A (ja) | 直径ばらつきと共に出口ヴァイア再デポジットを制御するために吸光コーティングおよび消滅性銅を用いる方法 | |
| JP2000505948A (ja) | 公称位置合せを向上させるための基準手法を用いる方法 | |
| WO2007023742A1 (ja) | 多層回路基板及び電子機器 | |
| JP2001279006A (ja) | 高比誘電率プリプレグの製造方法 | |
| JP2002060514A (ja) | プリプレグの製造方法 | |
| JPH11320684A (ja) | ドライフィルムレジストの適用前に基板表面をクリーニングする前処理方法 | |
| JP2002020510A (ja) | 強度に優れた高比誘電率プリプレグ及びそれを用いたプリント配線板 | |
| JP4715979B2 (ja) | プリプレグの製造方法及びそれを用いたプリント配線板 | |
| US5779921A (en) | Method for selectively plating an organic substrate | |
| JP3707256B2 (ja) | 金属箔張り積層板の製造法ならびにプリプレグの製造法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041026 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041026 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080617 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080912 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20081028 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20081127 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111205 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111205 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121205 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131205 Year of fee payment: 5 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |