JP2013016790A - 半導体デバイス、半導体基板、半導体基板の製造方法および半導体デバイスの製造方法 - Google Patents
半導体デバイス、半導体基板、半導体基板の製造方法および半導体デバイスの製造方法 Download PDFInfo
- Publication number
- JP2013016790A JP2013016790A JP2012130653A JP2012130653A JP2013016790A JP 2013016790 A JP2013016790 A JP 2013016790A JP 2012130653 A JP2012130653 A JP 2012130653A JP 2012130653 A JP2012130653 A JP 2012130653A JP 2013016790 A JP2013016790 A JP 2013016790A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor crystal
- crystal layer
- semiconductor
- layer
- base substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
- H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
- H10D64/0112—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors using conductive layers comprising silicides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/08—Manufacture or treatment characterised by using material-based technologies using combinations of technologies, e.g. using both Si and SiC technologies or using both Si and Group III-V technologies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D87/00—Integrated devices comprising both bulk components and either SOI or SOS components on the same substrate
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
- Junction Field-Effect Transistors (AREA)
- Thin Film Transistor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012130653A JP2013016790A (ja) | 2011-06-10 | 2012-06-08 | 半導体デバイス、半導体基板、半導体基板の製造方法および半導体デバイスの製造方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011130728 | 2011-06-10 | ||
| JP2011130728 | 2011-06-10 | ||
| JP2012130653A JP2013016790A (ja) | 2011-06-10 | 2012-06-08 | 半導体デバイス、半導体基板、半導体基板の製造方法および半導体デバイスの製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JP2013016790A true JP2013016790A (ja) | 2013-01-24 |
Family
ID=47295793
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012130653A Pending JP2013016790A (ja) | 2011-06-10 | 2012-06-08 | 半導体デバイス、半導体基板、半導体基板の製造方法および半導体デバイスの製造方法 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP2013016790A (fr) |
| TW (1) | TW201310580A (fr) |
| WO (1) | WO2012169210A1 (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9064959B2 (en) * | 2013-03-13 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for forming a CMOS device |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59198750A (ja) * | 1983-04-25 | 1984-11-10 | Seiko Epson Corp | 半導体装置 |
| JPS63311768A (ja) * | 1987-06-13 | 1988-12-20 | Fujitsu Ltd | 相補型半導体装置の製造方法 |
| JP2830144B2 (ja) * | 1989-08-28 | 1998-12-02 | 日本電気株式会社 | 半導体装置 |
| JPH03109740A (ja) * | 1989-09-25 | 1991-05-09 | Hitachi Ltd | 半導体装置 |
| US6563143B2 (en) * | 1999-07-29 | 2003-05-13 | Stmicroelectronics, Inc. | CMOS circuit of GaAs/Ge on Si substrate |
| JP4116990B2 (ja) * | 2004-09-28 | 2008-07-09 | 富士通株式会社 | 電界効果型トランジスタおよびその製造方法 |
| JP4940682B2 (ja) * | 2005-09-09 | 2012-05-30 | 富士通セミコンダクター株式会社 | 電界効果トランジスタおよびその製造方法 |
-
2012
- 2012-06-08 JP JP2012130653A patent/JP2013016790A/ja active Pending
- 2012-06-08 WO PCT/JP2012/003772 patent/WO2012169210A1/fr not_active Ceased
- 2012-06-08 TW TW101120842A patent/TW201310580A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| WO2012169210A1 (fr) | 2012-12-13 |
| TW201310580A (zh) | 2013-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103548133B (zh) | 半导体器件、半导体基板、半导体基板的制造方法及半导体器件的制造方法 | |
| US20140091398A1 (en) | Semiconductor device, semiconductor wafer, method for producing semiconductor wafer, and method for producing semiconductor device | |
| JP5678485B2 (ja) | 半導体装置 | |
| KR101183273B1 (ko) | 집적회로 및 그의 제조방법 | |
| CN105762080B (zh) | 具有替代通道材料的电性绝缘鳍片结构及其制法 | |
| US20090057762A1 (en) | Nanowire Field-Effect Transistors | |
| JP2020202391A (ja) | 異なる歪み状態を有するフィン構造を含む半導体構造を作製するための方法及び関連する半導体構造 | |
| JP6560117B2 (ja) | 半導体装置の製造方法 | |
| CN103474354A (zh) | 半导体装置、半导体装置的制造方法、半导体基板、和半导体基板的制造方法 | |
| CN103563068B (zh) | 半导体器件、半导体基板、半导体基板的制造方法及半导体器件的制造方法 | |
| JPH10214906A (ja) | 半導体装置及びその製造方法 | |
| US9818761B2 (en) | Selective oxidation for making relaxed silicon germanium on insulator structures | |
| JP2013016792A (ja) | 半導体デバイス、半導体基板、半導体基板の製造方法および半導体デバイスの製造方法 | |
| JP2013016790A (ja) | 半導体デバイス、半導体基板、半導体基板の製造方法および半導体デバイスの製造方法 | |
| JP2004055943A (ja) | 半導体装置とその製造方法 | |
| JP7444285B2 (ja) | 半導体構造および電界効果トランジスタの作製方法 | |
| JP2014090121A (ja) | 複合基板の製造方法 | |
| JP4474305B2 (ja) | 半導体装置の製造方法 | |
| JP4950810B2 (ja) | 半導体装置 | |
| JP2007109690A (ja) | 半導体装置およびその製造方法 |