JPH01135552U - - Google Patents
Info
- Publication number
- JPH01135552U JPH01135552U JP3090888U JP3090888U JPH01135552U JP H01135552 U JPH01135552 U JP H01135552U JP 3090888 U JP3090888 U JP 3090888U JP 3090888 U JP3090888 U JP 3090888U JP H01135552 U JPH01135552 U JP H01135552U
- Authority
- JP
- Japan
- Prior art keywords
- computer system
- personal computer
- microprocessor
- under test
- communication port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000700 radioactive tracer Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Description
第1図は、この考案のプログラムトレーサをカ
バレージトレーサに適用した一実施例のブロツク
図である。
1…プログラムアドレストレーサ、2…通信ポ
ート、3…パソコンシステム、4…被測定装置、
5…アダプター、6…インタフエース、7…ダイ
ナミツクトレースコントローラ、8…スタテツク
トレートコントローラ、9…トレース範囲コント
ローラ、10…マイクロプロセツサ、11…メモ
リリード/ライトコントローラ、12…ダイナミ
ツクトレースメモリ、13…スタテツクトレース
メモリ。
FIG. 1 is a block diagram of an embodiment in which the program tracer of this invention is applied to a coverage tracer. 1...Program address tracer, 2...Communication port, 3...PC system, 4...Device under test,
5...Adapter, 6...Interface, 7...Dynamic trace controller, 8...Static rate controller, 9...Trace range controller, 10...Microprocessor, 11...Memory read/write controller, 12...Dynamic trace memory, 13...State trace memory.
Claims (1)
トを有し、マイクロプロセツサを有する被測定装
置に接続されて、前記パーソナルコンピユータシ
ステムに制御され、前記被測定装置から採取した
前記マイクロプロセツサが実行するプログラムに
ついてのトレースデータを前記通信ポートを介し
て前記パーソナルコンピユータシステムに転送し
、前記パーソナルコンピユータシステム側におい
て前記マイクロプロセツサが実行するプログラム
の評価処理をすることを特徴とするプログラムア
ドレストレーサ。 A trace of a program executed by the microprocessor that has a communication port with a personal computer system, is connected to a device under test having a microprocessor, is controlled by the personal computer system, and is collected from the device under test. A program address tracer characterized in that data is transferred to the personal computer system via the communication port, and a program executed by the microprocessor is evaluated on the personal computer system side.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3090888U JPH01135552U (en) | 1988-03-08 | 1988-03-08 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3090888U JPH01135552U (en) | 1988-03-08 | 1988-03-08 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01135552U true JPH01135552U (en) | 1989-09-18 |
Family
ID=31256372
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3090888U Pending JPH01135552U (en) | 1988-03-08 | 1988-03-08 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01135552U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS607554A (en) * | 1983-06-27 | 1985-01-16 | Nippon Telegr & Teleph Corp <Ntt> | Measuring system for performance of computer system |
| JPS62221043A (en) * | 1986-03-20 | 1987-09-29 | Nec Corp | Monitor circuit for logical unit |
-
1988
- 1988-03-08 JP JP3090888U patent/JPH01135552U/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS607554A (en) * | 1983-06-27 | 1985-01-16 | Nippon Telegr & Teleph Corp <Ntt> | Measuring system for performance of computer system |
| JPS62221043A (en) * | 1986-03-20 | 1987-09-29 | Nec Corp | Monitor circuit for logical unit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6034648U (en) | Memory paging system in microcomputer | |
| JPH0328598U (en) | ||
| JPS6380603U (en) | ||
| JPS63143947U (en) | ||
| JPH0218155U (en) | ||
| JPH03110519U (en) | ||
| JPS6392963U (en) | ||
| JPH0382440U (en) | ||
| JPS617000U (en) | Built-in memory LSI | |
| JPH0181794U (en) | ||
| JPH01173853U (en) | ||
| JPH0317836U (en) | ||
| JPH0436649U (en) | ||
| JPS5891786U (en) | Copy machine character display device | |
| JPS61180341U (en) | ||
| JPS5894034U (en) | tracing device | |
| JPS61172343U (en) | ||
| JPH0397746U (en) | ||
| JPH0184152U (en) | ||
| JPH01173850U (en) | ||
| JPS6047059U (en) | Computer-connected electronic disk device | |
| JPS63107044U (en) | ||
| JPH01169856U (en) | ||
| JPS59138961U (en) | Trace memory control circuit | |
| JPS6361046U (en) |