JPH01171123U - - Google Patents
Info
- Publication number
- JPH01171123U JPH01171123U JP6158688U JP6158688U JPH01171123U JP H01171123 U JPH01171123 U JP H01171123U JP 6158688 U JP6158688 U JP 6158688U JP 6158688 U JP6158688 U JP 6158688U JP H01171123 U JPH01171123 U JP H01171123U
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- data
- frequency signal
- generating
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 claims description 2
- 238000005070 sampling Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Superheterodyne Receivers (AREA)
Description
第１図は本考案のシンセサイザチユーナの基本
構成を示すブロツク図、第２図は本考案の実施例
を示すブロツク回路図、第３図は第２図中の一部
分の回路例を示す回路図、第４図及び第５図は受
信動作を説明する為のフローチヤート、第６図は
従来例を示すブロツク回路図である。
Ａ…制御電圧発生手段、Ｂ…受信高周波信号処
理手段、Ｂ１…同調回路、Ｃ…電圧制御発振手段
、Ｄ…周波数変換手段、Ｅ…同調特性補正手段、
Ｆ…制御手段。
Fig. 1 is a block diagram showing the basic configuration of the synthesizer tuner of the invention, Fig. 2 is a block circuit diagram showing an embodiment of the invention, and Fig. 3 is a circuit diagram showing an example of a part of the circuit in Fig. 2. , FIG. 4 and FIG. 5 are flowcharts for explaining the receiving operation, and FIG. 6 is a block circuit diagram showing a conventional example. A...Control voltage generation means, B...Reception high frequency signal processing means, B1 ...Tuning circuit, C...Voltage control oscillation means, D...Frequency conversion means, E...Tuning characteristic correction means,
F...control means.
Claims (1)
る制御電圧発生手段と、 前記制御電圧に応じて同調特性が変化する同調
回路を含む受信高周波信号処理手段と、 前記制御電圧に応じた周波数の局発信号を発生
する電圧制御発振手段と、 前記受信高周波信号処理手段の出力信号と前記
局発信号とを混合して中間周波信号を得る周波数
変換手段と、 前記受信高周波信号処理手段の同調回路又は前
記電圧制御発振手段に補正データに対応して補正
電圧を供給する同調特性補正手段と、 前記設定周波数データ及び前記補正データを発
生する制御手段とからなり、 前記制御手段は、指定受信チヤンネルに応じて
前記設定周波数データを発生し、前記補生データ
を初期値から最終値まで順に変化させ、前記補正
データの変化に同期して前記中間周波数信号のレ
ベルをサンプリングして順次記憶し、前記中間周
波数信号のサンプル値中の最大値に対応した補正
データを最終の補正データとする、 ことを特徴とする周波数シンセサイザチユーナ
。[Claims for Utility Model Registration] Control voltage generation means for generating a control voltage corresponding to set frequency data; Received high-frequency signal processing means including a tuning circuit whose tuning characteristics change according to the control voltage; and the control voltage. voltage-controlled oscillation means for generating a local oscillation signal with a frequency corresponding to the received high-frequency signal; frequency conversion means for mixing the output signal of the received high-frequency signal processing means and the local oscillation signal to obtain an intermediate frequency signal; A tuning characteristic correction means for supplying a correction voltage to the tuning circuit of the processing means or the voltage controlled oscillation means in accordance with the correction data, and a control means for generating the set frequency data and the correction data, the control means comprising: , generating the set frequency data according to a designated reception channel, sequentially changing the supplementary data from an initial value to a final value, and sequentially sampling the level of the intermediate frequency signal in synchronization with changes in the correction data. A frequency synthesizer tuner, characterized in that the frequency synthesizer tuner stores correction data corresponding to a maximum value among the sample values of the intermediate frequency signal as final correction data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6158688U JPH01171123U (en) | 1988-05-12 | 1988-05-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6158688U JPH01171123U (en) | 1988-05-12 | 1988-05-12 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01171123U true JPH01171123U (en) | 1989-12-04 |
Family
ID=31287245
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6158688U Pending JPH01171123U (en) | 1988-05-12 | 1988-05-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01171123U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05244058A (en) * | 1992-02-26 | 1993-09-21 | Nec Corp | Radio selective call receiver |
-
1988
- 1988-05-12 JP JP6158688U patent/JPH01171123U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05244058A (en) * | 1992-02-26 | 1993-09-21 | Nec Corp | Radio selective call receiver |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6429969U (en) | ||
| EP0315489A3 (en) | Fast frequency settling signal generator utilizing a frequency locked-loop | |
| JPH0715371A (en) | Superheterodyne system transmission/reception method and transmitter/receiver | |
| JPS5818354Y2 (en) | synthesizer receiver | |
| JPS6112410B2 (en) | ||
| JPS63140724U (en) | ||
| JPS62159030U (en) | ||
| JPS6342601Y2 (en) | ||
| JPS62158943U (en) | ||
| JPS61195118U (en) | ||
| JPS61109243U (en) | ||
| JPS55125728A (en) | Antenna preset tuning unit for transmitter | |
| JPS62159029U (en) | ||
| JPS6438022U (en) | ||
| JPS6423132U (en) | ||
| JPH044441U (en) | ||
| JPS6190321U (en) | ||
| JPH0630452B2 (en) | Microwave receiver | |
| JPS63169724U (en) | ||
| JPH10173640A (en) | Clock extraction circuit and clock extraction method | |
| JPH0266015U (en) | ||
| JPS6478524A (en) | Phase locked oscillator | |
| JPH01107222U (en) | ||
| JPS6178225A (en) | automatic frequency control device | |
| JPS5459812A (en) | Receiver |