JPH01175352U - - Google Patents
Info
- Publication number
- JPH01175352U JPH01175352U JP7305688U JP7305688U JPH01175352U JP H01175352 U JPH01175352 U JP H01175352U JP 7305688 U JP7305688 U JP 7305688U JP 7305688 U JP7305688 U JP 7305688U JP H01175352 U JPH01175352 U JP H01175352U
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- frame memory
- memory
- shared memory
- recording
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Multi Processors (AREA)
- Image Generation (AREA)
Description
第１図は本発明の一実施例を示すブロツク図、
第２図はその動作を説明するためのフローチヤー
ト、第３図は従来装置を示すブロツク図である。
１１，１２……第１のＣＰＵ、２……プログラ
ムメモリ、３……フレームバツフア、４……モニ
ター、５……第２のＣＰＵ、６１，６２……共有
メモリ。
FIG. 1 is a block diagram showing one embodiment of the present invention;
FIG. 2 is a flowchart for explaining its operation, and FIG. 3 is a block diagram showing a conventional device. 1 1 , 1 2 ... first CPU, 2 ... program memory, 3 ... frame buffer, 4 ... monitor, 5 ... second CPU, 6 1 , 6 2 ... shared memory.
Claims (1)
ＰＵと、該第１のＣＰＵ間のデータの受渡しを行
なうために夫々第１のＣＰＵ間に設けた共有メモ
リと、映像信号を記録するためのフレームメモリ
と、前記共有メモリから受渡されたデータを前記
フレームメモリに対して描画を行なうための第２
のＣＰＵとから構成してなることを特徴とする描
画処理装置。 a plurality of first Cs for performing drawing calculation processing;
A shared memory provided between each first CPU to transfer data between the PU and the first CPU, a frame memory for recording a video signal, and a frame memory for storing data transferred from the shared memory. a second one for drawing to the frame memory;
A drawing processing device comprising: a CPU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7305688U JPH01175352U (en) | 1988-06-01 | 1988-06-01 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7305688U JPH01175352U (en) | 1988-06-01 | 1988-06-01 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01175352U true JPH01175352U (en) | 1989-12-13 |
Family
ID=31298206
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7305688U Pending JPH01175352U (en) | 1988-06-01 | 1988-06-01 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01175352U (en) |
-
1988
- 1988-06-01 JP JP7305688U patent/JPH01175352U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01175352U (en) | ||
| JPS63107057U (en) | ||
| JPS6327952U (en) | ||
| JPS6214541U (en) | ||
| JPS63163543U (en) | ||
| JPS62112742U (en) | ||
| JPH0313541U (en) | ||
| JPH01144944U (en) | ||
| JPS63159440U (en) | ||
| JPS6151549U (en) | ||
| JPS61155959U (en) | ||
| JPH01151684U (en) | ||
| JPS63148432U (en) | ||
| JPH0263115U (en) | ||
| JPH0186543U (en) | ||
| JPS62162756U (en) | ||
| JPH02108144U (en) | ||
| JPS5897666U (en) | Mutual monitoring device for multiple computer systems | |
| JPH0196062U (en) | ||
| JPS6343287U (en) | ||
| JPS6424465U (en) | ||
| JPS6320250U (en) | ||
| JPH0412757U (en) | ||
| JPH02310749A (en) | Cache main memory control system | |
| JPH0382440U (en) |