JPH01207979A - Compound semiconductor device - Google Patents
Compound semiconductor deviceInfo
- Publication number
- JPH01207979A JPH01207979A JP3334288A JP3334288A JPH01207979A JP H01207979 A JPH01207979 A JP H01207979A JP 3334288 A JP3334288 A JP 3334288A JP 3334288 A JP3334288 A JP 3334288A JP H01207979 A JPH01207979 A JP H01207979A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- layers
- semiconductor layer
- compound semiconductor
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 37
- 150000001875 compounds Chemical class 0.000 title claims abstract description 15
- 230000005533 two-dimensional electron gas Effects 0.000 claims description 5
- 239000012535 impurity Substances 0.000 claims description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 abstract description 16
- 239000000463 material Substances 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
Landscapes
- Junction Field-Effect Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は化合物半導体装置に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a compound semiconductor device.
第2図は従来の化合物半導体装置の一例の断面図である
。FIG. 2 is a cross-sectional view of an example of a conventional compound semiconductor device.
化合物半導体装置は、半絶縁性GaAs層の上に第1の
半導体層である非ドープGaAs層5と、第2の半導体
層であるA I!(1−x) G a x層4を重ねて
形成し、その表面にゲート電極2を挟んでソース電極1
及びドレイン電極3を設けて構成さ4の界面にはへテロ
接合が形成され、非ドープGaAs層5の表面下の点線
内に移動度の高い二次元電子ガス領域7が形成される。The compound semiconductor device includes an undoped GaAs layer 5 which is a first semiconductor layer on a semi-insulating GaAs layer, and an A I! layer which is a second semiconductor layer. (1-x) G a
A heterojunction is formed at the interface between the electrode 4 and the drain electrode 3, and a two-dimensional electron gas region 7 with high mobility is formed within the dotted line below the surface of the undoped GaAs layer 5.
ソース及びドレイン電極1及び3の下に低抵抗のオーミ
ック層を形成するため、電子供給層であるA13・−・
・GM・層4の表面にオーミ・2り金属を蒸着し、熱処
理によって低抵抗合金層を形成していた。In order to form a low resistance ohmic layer under the source and drain electrodes 1 and 3, the electron supply layer A13...
・Ohmi-2 metal was vapor-deposited on the surface of GM layer 4, and a low-resistance alloy layer was formed by heat treatment.
上述した化合物半導体装置は、電子供給層の表面にオー
ミックコンタクトを形成することは必すしも容易でなく
、安定して低コンタクト抵抗か得られないという問題が
あった。The above-described compound semiconductor device has a problem in that it is not necessarily easy to form an ohmic contact on the surface of the electron supply layer, and a stable low contact resistance cannot be obtained.
種々の電子供給層の材料の中から二次元電子ガスの移動
度、電子濃度等について最適なものを選んだとしても、
上述のオーミックコンタク1〜か形成できない場合もあ
り、任意の結晶が電子供給層として使用できるとは限ら
ないという欠点も有している。Even if one chooses the best material for the two-dimensional electron gas mobility, electron concentration, etc. from various materials for the electron supply layer,
There are also cases where the above-mentioned ohmic contacts 1 to 1 cannot be formed, and there is also the drawback that any crystal can not always be used as the electron supply layer.
本発明の化合物半導体装置は、第1の半導体層の表面に
該第1の半導体層と電子親和力の異なる第2の半導体層
を形成し、前記二つの半導体層の界面に高移動度の二次
元電子ガス領域を有してヘテロ接合を形成し、前記第2
の半導体層の表面にゲート電極を有する化合物半導体装
置において、前記ゲート電極を挟んて設けられたソース
及びドレイン電極と前記第1の半導体層とそれぞれとの
間に該第1の半導体層よりも高不純物濃度の第3の半導
体層を設けて構成されている。In the compound semiconductor device of the present invention, a second semiconductor layer having a different electron affinity from the first semiconductor layer is formed on the surface of the first semiconductor layer, and a high mobility two-dimensional forming a heterojunction with an electron gas region;
In a compound semiconductor device having a gate electrode on the surface of a semiconductor layer, a height higher than that of the first semiconductor layer is provided between the source and drain electrodes provided with the gate electrode in between and the first semiconductor layer. A third semiconductor layer having an impurity concentration is provided.
次に、本発明の実施例について図面を参照して説明する
。Next, embodiments of the present invention will be described with reference to the drawings.
第1図は本発明の一実施例の断面図である。FIG. 1 is a sectional view of an embodiment of the present invention.
化合物半導体装置は、ソース電極1及びドレイン電極3
と非ドープGaAs層5との間にそれぞれn+GaAs
層6a、6bを設けた点か異る以外は第2図の従来の化
合物半導体装置の同一である。The compound semiconductor device has a source electrode 1 and a drain electrode 3.
and the undoped GaAs layer 5, respectively.
This device is the same as the conventional compound semiconductor device shown in FIG. 2 except that layers 6a and 6b are provided.
二次元電子ガス領域7は005μmの厚さの二つのn+
GaAs層6a、6bの間に存在している。第1の半導
体層である非ドープGaAs層5の表面に第3の半導体
層としてn+GaAs層6を形成しているので、その表
面には容易に低コンタクト抵抗のオーミックを形成でき
る。The two-dimensional electron gas region 7 has two n+
It exists between the GaAs layers 6a and 6b. Since the n+ GaAs layer 6 is formed as the third semiconductor layer on the surface of the undoped GaAs layer 5 as the first semiconductor layer, an ohmic contact with low contact resistance can be easily formed on the surface.
n+GaAs層と二次元電子カス領域7間の抵抗は小さ
いので、ゲート・ソース間抵抗の低い化合物半導体が得
られる。Since the resistance between the n+GaAs layer and the two-dimensional electron waste region 7 is small, a compound semiconductor with low gate-source resistance can be obtained.
なお、n4GaAs層6a、6bは非ドープGaAs層
5を貫いてもよい。Note that the n4GaAs layers 6a and 6b may penetrate the undoped GaAs layer 5.
以上説明したように本発明は、二次元電子ガス領域に高
濃度層を介して、オーミックコンタクトを形成するのて
、容易に低コンタクト抵抗が得られる。As explained above, in the present invention, a low contact resistance can be easily obtained by forming an ohmic contact in a two-dimensional electron gas region via a high concentration layer.
従って、ソース寄生抵抗の小さいヘテロ接合の化合物半
導体装置が容易に得られる。Therefore, a heterojunction compound semiconductor device with low source parasitic resistance can be easily obtained.
第1図は本発明の一実施例の断面図、第2図は従来の化
合物半導体装置の一例の断面図である。
1・・・ソース電極、2・・・ゲート電極、3・・・ド
レイン電極、4・・・A I!(s−x) G a x
A s層、5・・・非ドープGaAs層、6−・−n
+GaAs層、7・・二次元カス領域。FIG. 1 is a sectional view of an embodiment of the present invention, and FIG. 2 is a sectional view of an example of a conventional compound semiconductor device. 1... Source electrode, 2... Gate electrode, 3... Drain electrode, 4... A I! (s-x) G a x
As layer, 5... undoped GaAs layer, 6--n
+GaAs layer, 7... two-dimensional waste region.
Claims (1)
力の異なる第2の半導体層を形成し、前記二つの半導体
層の界面に高移動度の二次元電子ガス領域を有してヘテ
ロ接合を形成し、前記第2の半導体層の表面にゲート電
極を有する化合物半導体装置において、前記ゲート電極
を挟んで設けられたソース及びドレイン電極と前記第1
の半導体層とそれぞれとの間に該第1の半導体層よりも
高不純物濃度の第3の半導体層を設けたことを特徴とす
る化合物半導体装置。A second semiconductor layer having a different electron affinity from the first semiconductor layer is formed on the surface of the first semiconductor layer, and a two-dimensional electron gas region with high mobility is formed at the interface of the two semiconductor layers to form a heterogeneous semiconductor layer. In a compound semiconductor device that forms a junction and has a gate electrode on the surface of the second semiconductor layer, the source and drain electrodes provided with the gate electrode sandwiched therebetween and the first
A compound semiconductor device characterized in that a third semiconductor layer having a higher impurity concentration than the first semiconductor layer is provided between each of the semiconductor layers.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3334288A JPH01207979A (en) | 1988-02-15 | 1988-02-15 | Compound semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3334288A JPH01207979A (en) | 1988-02-15 | 1988-02-15 | Compound semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01207979A true JPH01207979A (en) | 1989-08-21 |
Family
ID=12383892
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3334288A Pending JPH01207979A (en) | 1988-02-15 | 1988-02-15 | Compound semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01207979A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06163600A (en) * | 1992-11-26 | 1994-06-10 | Nec Corp | Field-effect transistor |
-
1988
- 1988-02-15 JP JP3334288A patent/JPH01207979A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06163600A (en) * | 1992-11-26 | 1994-06-10 | Nec Corp | Field-effect transistor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR850006788A (en) | High electron mobility semiconductor device with optionally doped heterojunction | |
| KR950010135A (en) | Semiconductor device and manufacturing method | |
| US4380021A (en) | Semiconductor integrated circuit | |
| JPS5691477A (en) | Semiconductor | |
| JPH01202870A (en) | Field-effect transistor | |
| JPS60263472A (en) | Semiconductor device | |
| JPH04127574A (en) | Vertical type insulated-gate field-effect transistor | |
| JPS61234570A (en) | Field effect transistor | |
| JPS62291181A (en) | Field effect type semiconductor device | |
| JPH0227739A (en) | Semiconductor device | |
| JPS6154673A (en) | Field-effect type semiconductor device | |
| JPS61234569A (en) | Field effect transistor | |
| JPS6279673A (en) | Field effect transistor | |
| JPH01183859A (en) | heterojunction field effect transistor | |
| JPS61234568A (en) | Field effect transistor | |
| JPS62143467A (en) | Semiconductor integrated circuit | |
| JPS6355976A (en) | Field effect semiconductor device | |
| KR970072500A (en) | Inverter and its manufacturing method | |
| JPH05198803A (en) | Double diffused type field effect semiconductor device | |
| JPH04206736A (en) | Field effect type semiconductor device | |
| JPS6284557A (en) | Semiconductor device | |
| JPS6365676A (en) | Field effect transistor | |
| KR910017679A (en) | Semiconductor device | |
| JPH01302771A (en) | Field effect transistor | |
| JPS62145767A (en) | Semiconductor memory |