JPH01293611A - Heteroepitaxial growth method - Google Patents

Heteroepitaxial growth method

Info

Publication number
JPH01293611A
JPH01293611A JP12538888A JP12538888A JPH01293611A JP H01293611 A JPH01293611 A JP H01293611A JP 12538888 A JP12538888 A JP 12538888A JP 12538888 A JP12538888 A JP 12538888A JP H01293611 A JPH01293611 A JP H01293611A
Authority
JP
Japan
Prior art keywords
layer
single crystal
regrowth interface
semiconductor layer
interface surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12538888A
Other languages
Japanese (ja)
Inventor
Koji Tamamura
好司 玉村
Katsuhiro Akimoto
秋本 克洋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP12538888A priority Critical patent/JPH01293611A/en
Publication of JPH01293611A publication Critical patent/JPH01293611A/en
Pending legal-status Critical Current

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

PURPOSE:To prevent the propagation of through dislocation of an underlayer on a regrowth interface surface and decrease a crystal defective density by growing a single crystal semiconductor layer further on a regrowth interface surface after the regrowth interface surface is formed on the surface of the single crystal semiconductor layer. CONSTITUTION:A single crystal semiconductor layer 5 of a kind different from silicon is formed on a silicone substrate 1. After a regrowth interface surface 6 is formed on the surface of a semiconductor layer 5, an AlyGa1-yAs layer 7 is formed by MOCVD or MBE, after which a single crystal GaAs layer 8 used as an active layer is grown to a required thickness. An Si substrate 1 is once removed out of a growth device and an AlxGa1-xAs layer 5 is exposed to air in this way, a regrowth interface surface 6 being formed, and a layer 7 is formed thereon. Therefore, at the time of the formation of this layer 7, the through dislocation of the underlayer of the regrowth interface surface 6 is bent chiefly in a lateral direction, and the propagation toward an upper direction is prevented. As a result, the crystal defective density of dislocation in the semiconductor layers 7 and 8 formed on the interface surface 6 becomes low.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、ヘテロエピタキシャル成長方法に関し、例え
ば、シリコン(St)基板上へのガリウムヒ素(GaA
s )のへテロエピタキシャル成長に適用して好適なも
のである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a heteroepitaxial growth method, for example, gallium arsenide (GaA) on a silicon (St) substrate.
It is suitable for application to the heteroepitaxial growth of s).

〔発明の概要〕[Summary of the invention]

本発明のへテロエピタキシャル成長方法は、シリコン基
板上にシリコンと異なる種類の単結晶半導体層を形成し
、上記単結晶半導体層の表面に再成長界面を形成した後
、上記再成長界面の上に上記単結晶半導体層をさらに成
長させるようにすることによって、転位等の結晶欠陥密
度が低い良質の単結晶半導体層をシリコン基板上に簡単
な方法でヘテロエピタキシャル成長させることができる
ようにしたものである。
In the heteroepitaxial growth method of the present invention, a single crystal semiconductor layer of a type different from silicon is formed on a silicon substrate, a regrowth interface is formed on the surface of the single crystal semiconductor layer, and then the above regrowth interface is formed on the regrowth interface. By growing the single crystal semiconductor layer further, a high quality single crystal semiconductor layer with a low density of crystal defects such as dislocations can be heteroepitaxially grown on a silicon substrate by a simple method.

〔従来の技術〕[Conventional technology]

ヘテロエピタキシャル成長は、格子定数の異なる基板を
用いてエピタキシャル層を成長させる技術である。Si
基板上へのGaAs層のへテロエピタキシャル成長はそ
の代表的な例である。しかしながら、GaAsの格子定
数は5.6534人であるのに対してStの格子定数は
5.43086人であり、それらの差は約4%と大きい
。このため、stg板上にGaAsを直接成長させると
、このGaAsは島状に成長し、層状のものは得られな
い、しかも、この島状のGaAs中には、Si基板との
界面付近に転位等の結晶欠陥が10′2個/ ci程度
も存在している。
Heteroepitaxial growth is a technique for growing epitaxial layers using substrates with different lattice constants. Si
The heteroepitaxial growth of a GaAs layer on a substrate is a typical example. However, the lattice constant of GaAs is 5.6534, whereas the lattice constant of St is 5.43086, and the difference between them is as large as about 4%. For this reason, if GaAs is grown directly on an STG plate, this GaAs will grow in the form of an island, and a layered one will not be obtained.Moreover, in this island-like GaAs, there are dislocations near the interface with the Si substrate. There are about 10'2 crystal defects/ci.

従って、St基板上に単結晶GaAs層を直接成長させ
ることは困難であると言ってよい。
Therefore, it can be said that it is difficult to grow a single crystal GaAs layer directly on a St substrate.

応用物理、第55巻、第11号(1986)第1069
頁から第1073頁においては、上述の問題を解決する
ことを目的とする二段階成長法について論じられている
。この二段階成長法によれば、まずSt基板上に非晶質
または多結晶の薄いGaAs層を成長させた後、これを
熱処理(アニール)することにより固相成長させて単結
晶化し、この単結晶化されたGaAs層の上に能動層と
なる単結晶GaAs lilを成長させる。しかしなが
ら、この二段階成長法により成長されたGaAs層中に
存在する転位等の結晶欠陥密度は10′1個/cia程
度と依然として高く、その品質は不十分である。
Applied Physics, Volume 55, No. 11 (1986) No. 1069
From page 1073, a two-stage growth method is discussed that aims to solve the above-mentioned problems. According to this two-step growth method, a thin amorphous or polycrystalline GaAs layer is first grown on an St substrate, and then this is heat-treated (annealed) to grow in a solid phase and become a single crystal. Single-crystal GaAs lil, which will become an active layer, is grown on the crystallized GaAs layer. However, the density of crystal defects such as dislocations existing in the GaAs layer grown by this two-step growth method is still as high as about 10'1 defects/cia, and its quality is insufficient.

そこで、近年、結晶欠陥密度をより低減することができ
る方法として、成長途中のGaAs層の表面に例えばI
nGaAs / GaAs系の歪み超格子(Strai
nedLayer 5uperlattice)を形成
し、この歪み超格子の上にさらにGaAs層を成長させ
る方法が提案されている。この方法によれば、この歪み
超格子により、この歪み超格子の下層の貫通転位を成長
方向から外れた方向に曲げることができ、従ってこの歪
み超格子の上にさらにGaAs層を成長させる際にこの
GaAs層への貫通転位の伝播が妨げられる。その結果
、この歪み超格子の上に形成されるGaAs層中の転位
等の結晶欠陥密度はlO7個/d程度に低くなる。
Therefore, in recent years, as a method that can further reduce the crystal defect density, for example, I
Strained superlattice of nGaAs/GaAs system
A method has been proposed in which a strained superlattice is formed and a GaAs layer is further grown on this strained superlattice. According to this method, the strained superlattice allows the threading dislocations in the lower layer of the strained superlattice to be bent in a direction away from the growth direction, so that when further growing a GaAs layer on top of the strained superlattice, The propagation of threading dislocations to this GaAs layer is prevented. As a result, the density of crystal defects such as dislocations in the GaAs layer formed on this strained superlattice becomes as low as about 1O7/d.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

しかしながら、上述の歪み超格子を形成する方法は、こ
の歪み超格子自体を形成するために複雑かつ高度な積層
技術が必要であり、しかも他種類の成長原料が必要であ
るという問題があった。
However, the method for forming a strained superlattice described above requires a complicated and advanced layering technique to form the strained superlattice itself, and also requires other types of growth raw materials.

従って本発明の目的は、転位等の結晶欠陥密度が低い良
質の単結晶半導体層をシリコン基板上に簡単な方法でヘ
テロエピタキシャル成長させることができるヘテロエピ
タキシャル成長方法を提供することにある。
Therefore, an object of the present invention is to provide a heteroepitaxial growth method that allows a high-quality single crystal semiconductor layer with a low density of crystal defects such as dislocations to be heteroepitaxially grown on a silicon substrate by a simple method.

〔課題を解決するための手段〕[Means to solve the problem]

Jpn、 J、 Appl、 Phys、 27 (1
988)  Li2Oにおいては、成長途中でGaAs
層の表面を一旦大気にさらすと、既に述べたInGaA
s / GaAs系歪み超格子と同様なヘテロ界面の特
性を示す再成長界面がその表面に形成されてしまうとい
う問題が提起されている。
Jpn, J, Appl, Phys, 27 (1
988) In Li2O, GaAs
Once the surface of the layer is exposed to the atmosphere, the previously mentioned InGaA
A problem has been raised that a regrown interface is formed on the surface exhibiting the characteristics of a heterointerface similar to that of a s/GaAs strained superlattice.

本発明は、従来は問題であったこの事実をシリコン基板
上への単結晶半導体層のへテロエピタキシャル成長に積
極的に利用しようとするものである。
The present invention attempts to actively utilize this fact, which has been a problem in the past, for heteroepitaxial growth of a single crystal semiconductor layer on a silicon substrate.

すなわち、本発明のへテロエピタキシャル成長方法は、
シリコン基板(1)上にシリコンと異なる種類の単結晶
半導体層(5)を形成し、単結晶半導体N(5)の表面
に再成長界面(6)を形成した後、再成長界面(6)の
上に単結晶半導体層(8)をさらに成長させるようにし
ている。
That is, the heteroepitaxial growth method of the present invention,
A single crystal semiconductor layer (5) of a type different from silicon is formed on a silicon substrate (1), and a regrowth interface (6) is formed on the surface of the single crystal semiconductor N (5). A single crystal semiconductor layer (8) is further grown on top of the single crystal semiconductor layer (8).

〔作用〕[Effect]

単結晶半導体層の表面に形成される再成長界面は、原子
間の結合状態、組成等がこの単結晶半導体層の内部と異
なり、不純物も混入しており、結晶格子も歪んだ乱れた
薄い層である。この再成長界面は、C−V (Capa
citance−voltage)特性やDLT S 
(Deep Level Transient Cap
acitance 5pectroscopy)法によ
る深い準位の観察結果から、歪み超格子と同様なヘテロ
界面の特性を示すことがわかっている0本発明者の検討
によれば、この再成長界面は、歪み超格子と同様に貫通
転位の伝播を妨げる効果を有している。
The regrown interface formed on the surface of a single crystal semiconductor layer is a thin layer with a disordered, distorted crystal lattice, which has a different bonding state between atoms and composition than the inside of the single crystal semiconductor layer, contains impurities, and has a distorted crystal lattice. It is. This regrowth interface is C-V (Capa
citance-voltage) characteristics and DLT S
(Deep Level Transient Cap
From the observation results of deep levels using the acitance 5 pectroscopy method, it is known that the heterointerface exhibits the same characteristics as a strained superlattice.According to the study of the present inventors, this regrown interface is similar to a strained superlattice. Similarly, it has the effect of inhibiting the propagation of threading dislocations.

従って、上記した手段によれば、再成長界面の上に単結
晶半導体層を形成する際には、この再成長界面の下層の
貫通転位はこの再成長界面により主として横方向(シリ
コン基板の表面に平行な方向)に曲げられ、上方(シリ
コン基板の表面に垂直な方向−成長方向)への伝播が妨
げられる。その結果、この再成長界面の上に形成される
単結晶半導体層中の転位等の結晶欠陥密度は低(なる。
Therefore, according to the above-mentioned means, when forming a single crystal semiconductor layer on the regrowth interface, threading dislocations in the layer below the regrowth interface are mainly lateralized (towards the surface of the silicon substrate) by the regrowth interface. (parallel direction), and propagation upward (in the direction perpendicular to the surface of the silicon substrate - the growth direction) is prevented. As a result, the density of crystal defects such as dislocations in the single crystal semiconductor layer formed on this regrowth interface is low.

しかも、この再成長界面は歪み超格子に比べてはるかに
簡単に形成することができる。これによって、結晶欠陥
密度が低い良質の単結晶半導体層をシリコン基板上に簡
単な方法でヘテロエピタキシャル成長させることができ
る。
Moreover, this regrown interface can be formed much more easily than a strained superlattice. As a result, a high quality single crystal semiconductor layer with a low crystal defect density can be heteroepitaxially grown on a silicon substrate by a simple method.

〔実施例〕〔Example〕

以下、本発明の一実施例について図面を参照しながら説
明する。この実施例は、St基板上へのGaAs層のへ
テロエピタキシャル成長に本発明を適用した実施例であ
る。
An embodiment of the present invention will be described below with reference to the drawings. This example is an example in which the present invention is applied to the heteroepitaxial growth of a GaAs layer on an St substrate.

第1図Aに示すように、まずあらかじめ表面が清浄化さ
れたSt基板l上に例えば有機金属化学気相成長(MO
CVD)法や分子線エピタキシー(MBE)法により例
えば成長温度410°Cで例えば膜!200人程度0非
晶質GaAs層2を形成する。
As shown in FIG. 1A, first, for example, metal organic chemical vapor deposition (MO) is applied onto a St substrate l whose surface has been cleaned in advance.
For example, a film can be grown at a growth temperature of 410°C using the CVD (CVD) method or the molecular beam epitaxy (MBE) method. About 200 people form the amorphous GaAs layer 2.

次に、例えば720°Cでアニールを行うことにより上
記非晶質GaAsN2を固相成長させて単結晶化する。
Next, by performing annealing at, for example, 720° C., the amorphous GaAsN2 is grown in a solid phase and made into a single crystal.

これによって、第1図Bに示すように、単結晶GaAs
層3が形成される。この単結晶GaAs層3中の転位等
の結晶欠陥密度は10”個/d程度と高い。
As a result, as shown in FIG. 1B, the single crystal GaAs
Layer 3 is formed. The density of crystal defects such as dislocations in this single crystal GaAs layer 3 is as high as about 10''/d.

次に第1図Cに示すように、この単結晶GaAs層3の
上にMOCVD法やMBE法により例えば750°C程
度の成長温度で単結晶GaAs層4を例えば1μm程度
の厚さに成長させる。この単結晶GaAs層4中の結晶
欠陥密度も上記単結晶GaAs層3と同様に108個/
d程度である。この後、この単結晶GaAs層4の上に
MOCVD法やMBE法により例えばA11l GaI
−x As層5を形成する。
Next, as shown in FIG. 1C, a single-crystal GaAs layer 4 is grown to a thickness of, for example, about 1 μm on this single-crystal GaAs layer 3 by MOCVD or MBE at a growth temperature of, for example, about 750°C. . The crystal defect density in this single-crystal GaAs layer 4 is also 108 /
It is about d. Thereafter, for example, A11l GaI is deposited on this single crystal GaAs layer 4 by MOCVD or MBE.
-x As layer 5 is formed.

次に、このA1. Ga、−XAs層5等が形成された
St基trIi、1を成長装置の外に一旦取り出し、こ
のAI。
Next, this A1. The St-based trIi, 1 on which the Ga, -XAs layer 5, etc. have been formed is once taken out of the growth apparatus, and this AI is grown.

Ga1−x As層5の表面を大気にさらす。その結果
、第1図りに示すように、このAlXGa、−、As層
5の表面に再成長界面6が形成される。この再成長界面
6は、一般的に言ってAIX GaI−x As層5の
AI組成比Xが大きい方が厚(形成される。具体的には
、このAI組成比Xは例えば0.5程度とすることがで
きる。
The surface of the Ga1-x As layer 5 is exposed to the atmosphere. As a result, a regrowth interface 6 is formed on the surface of this AlXGa, -, As layer 5, as shown in the first diagram. Generally speaking, this regrowth interface 6 is thicker (formed) when the AI composition ratio X of the AIX GaI-x As layer 5 is larger. Specifically, this AI composition ratio X is, for example, about 0.5. It can be done.

次に第1図已に示すように、この再成長界面6の上にM
OCVD法やMBE法により例えばAI。
Next, as shown in Figure 1, M
For example, AI by OCVD method or MBE method.

GaI−yAsN7をさらに形成した後、このAly 
GaI−yAsAlO2に能動層として用いる単結晶G
aAsJii8を目的とする厚さ(例えば、最下層の単
結晶GaAs層3からこの最上層の単結晶GaAs層8
までの合計の厚さが3.5μm程度)に成長させる。な
お、上記Aly Ga、−、As層7のAI組成比yは
上記AI、 GaI−x As層5のAI組成比Xと等
しくても良い。
After further formation of GaI-yAsN7, this Aly
Single crystal G used as active layer in GaI-yAsAlO2
aAsJii8 (for example, from the bottom single crystal GaAs layer 3 to the top single crystal GaAs layer 8)
to a total thickness of about 3.5 μm). Note that the AI composition ratio y of the above-mentioned Aly Ga, -, As layer 7 may be equal to the AI composition ratio X of the above-mentioned AI, GaI-x As layer 5 .

以上のように、本実施例によれば、成長装置の外にSi
基板1を一旦取り出してA1. Ga、−xAsJi5
の表面を大気にさらすことにより再成長界面6を形成し
、この再成長界面6の上にAI、 Ga、□As層7を
形成しているので、このAt、 Ga、−、AsN7の
形成時には、この再成長界面6の下層の貫通転位はこの
再成長界面6により主として横方向に曲げられ、上方(
成長方向)への伝播が妨げられる。
As described above, according to this embodiment, Si is placed outside the growth apparatus.
Take out the board 1 once and set it to A1. Ga, -xAsJi5
By exposing the surface to the atmosphere, a regrowth interface 6 is formed, and on this regrowth interface 6, an AI, Ga, □As layer 7 is formed. , the threading dislocations in the layer below this regrowth interface 6 are bent mainly in the lateral direction by this regrowth interface 6, and are bent upward (
propagation in the growth direction) is prevented.

その結果、このAI、 Gal−、As層7中に存在す
る転位、特に貫通転位の数が減少し、結晶欠陥密度は例
えば101個/d程度に減少する。従って、この結晶欠
陥密度の低いAly GaI−y As1i 7上に形
成される単結晶GaAsjiB中の結晶欠陥密度も同様
に10’個/ ctA程度と低い。しかも、上記の再成
長界面6はAIXGap−XAs層5の形成後にSi基
板1を成長装置の外に一旦取り出してこのAlx Ga
I−X As層5を大気にさらすだけで簡単に形成する
ことができる。すなわち、本実施例によれば、転位等の
結晶欠陥密度が低い良質の単結晶GaAs1li8をS
i基板1上に簡単な方法でヘテロエピタキシャル成長さ
せることができることがわかる。
As a result, the number of dislocations, particularly threading dislocations, existing in this AI, Gal-, As layer 7 is reduced, and the crystal defect density is reduced to, for example, about 101/d. Therefore, the crystal defect density in single crystal GaAsjiB formed on Aly GaI-y As1i 7 having a low crystal defect density is similarly low at about 10' pieces/ctA. Moreover, the above-mentioned regrowth interface 6 is formed by removing the Si substrate 1 from the growth apparatus after forming the AIXGap-XAs layer 5, and
It can be easily formed by simply exposing the I-X As layer 5 to the atmosphere. That is, according to this example, high-quality single crystal GaAs1li8 with a low density of crystal defects such as dislocations is
It can be seen that heteroepitaxial growth can be performed on the i-substrate 1 by a simple method.

本実施例により得られる良質な単結晶GaAs層8を能
動層として用いることにより、高速半導体素子等の高性
能の半導体素子の作製が可能となる。
By using the high-quality single-crystal GaAs layer 8 obtained in this example as an active layer, it becomes possible to manufacture high-performance semiconductor devices such as high-speed semiconductor devices.

また、この高速半導体素子と光半導体素子とのモノリシ
ック化により、高性能の光電子集積回路(OEIC)の
実現が可能となる。
Further, by making the high-speed semiconductor element and the optical semiconductor element monolithic, it becomes possible to realize a high-performance optoelectronic integrated circuit (OEIC).

以上、本発明の一実施例について具体的に説明したが、
本発明は上述の実施例に限定されるものではなく、本発
明の技術的思想に基づく各種の変形が可能である。
Although one embodiment of the present invention has been specifically described above,
The present invention is not limited to the above-described embodiments, and various modifications can be made based on the technical idea of the present invention.

例えば、上述の実施例においては、AlXGa、□As
AsO2面を大気にさらすことにより再成長界面6を形
成しているが、この再成長界面6は、例えば、AIX 
Gap−g As層5を形成した後に基板温度を下げ、
この状態で成長装置内の雰囲気を例えば窒素(N2)ガ
ス雰囲気に切り換えることによって形成することも可能
である。また、/lly Gap−yAsAs層7ずし
も形成する必要はなく、再成長界面6の上に単結晶Ga
As層8を直接形成することも可能である。さらに、A
IX czal−x As1i5及びAI。
For example, in the above embodiment, AlXGa, □As
A regrowth interface 6 is formed by exposing the AsO2 surface to the atmosphere, and this regrowth interface 6 is, for example, AIX
After forming the Gap-g As layer 5, lower the substrate temperature,
It is also possible to form the film by switching the atmosphere in the growth apparatus to, for example, a nitrogen (N2) gas atmosphere in this state. Furthermore, it is not necessary to form the /lly Gap-yAsAs layer 7, and the single crystal Ga layer 7 is formed on the regrowth interface 6.
It is also possible to form the As layer 8 directly. Furthermore, A
IX czal-x As1i5 and AI.

Gap−、As層7を形成せず、単結晶GaAs層4の
表面に再成長界面6を直接形成し、この再成長界面6の
上に単結晶GaAs層8を形成することも可能である。
It is also possible to form the regrowth interface 6 directly on the surface of the single crystal GaAs layer 4 without forming the Gap-, As layer 7, and to form the single crystal GaAs layer 8 on the regrowth interface 6.

また、非晶質GaAs層2の代わりに多結晶のGaAs
1iを用いることも可能である。さらにまた、単結晶G
aAs層4の成長は必ずしも二段階成長法により行う必
要はない。
Also, instead of the amorphous GaAs layer 2, a polycrystalline GaAs layer 2 is used.
It is also possible to use 1i. Furthermore, single crystal G
The aAs layer 4 does not necessarily have to be grown by a two-step growth method.

また、上述の実施例においては、Si基板上へのGaA
sJiのへテロエピタキシャル成長に本発明を適用した
場合について説明したが、本発明は、Si基板上にGa
As以外の単結晶半導体層をヘテロエピタキシャル成長
させる場合に適用することも可能である。
In addition, in the above-mentioned embodiment, GaA was deposited on the Si substrate.
The case where the present invention is applied to the heteroepitaxial growth of sJi has been described, but the present invention also applies to Ga on a Si substrate.
It is also possible to apply this method to the case of heteroepitaxially growing a single crystal semiconductor layer other than As.

〔発明の効果〕〔Effect of the invention〕

以上述べたように、本発明によれば、単結晶半導体層の
表面に再成長界面を形成した後、上記再成長界面の上に
上記単結晶半導体層をさらに成長させるようにしている
ので、この再成長界面の上に単結晶半導体層を形成する
際には、この再成長界面の下層の貫通転位はこの再成長
界面により上方(成長方向)への伝播が妨げられる。こ
のため、この再成長界面の上に形成される単結晶半導体
層中の転位等の結晶欠陥密度は低くなる。しかも、この
再成長界面は簡単に形成することができる。
As described above, according to the present invention, after forming a regrowth interface on the surface of a single crystal semiconductor layer, the single crystal semiconductor layer is further grown on the regrowth interface. When forming a single crystal semiconductor layer on a regrown interface, threading dislocations in the layer below the regrown interface are prevented from propagating upward (in the growth direction) by the regrown interface. Therefore, the density of crystal defects such as dislocations in the single crystal semiconductor layer formed on this regrowth interface becomes low. Moreover, this regrowth interface can be easily formed.

これによって、結晶欠陥密度が低い良質の単結晶半導体
層をシリコン基板上に簡単な方法でヘテロエピタキシャ
ル成長させることができる。
As a result, a high quality single crystal semiconductor layer with a low crystal defect density can be heteroepitaxially grown on a silicon substrate by a simple method.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図A〜第1図Eは本発明の一実施例によるヘテロエ
ピタキシャル成長方法を工程順に説明するための断面図
である。 図面における主要な符号の説明 1:Si基板、 2:非晶質GaAs層、 3.4.8
:単結晶GaAsN5  5 : Alx Ga5−x
 As層、6:再成長界面、 7 : Aly Gap
−y As層。 代理人   弁理士 杉 浦 正 知 −実馴し4列 第1図A −°芙棒、A列 第1図B −=Jζ:ろ1吟−イクク 第1図り 一実ろ14列 第1図E
FIGS. 1A to 1E are cross-sectional views for sequentially explaining a heteroepitaxial growth method according to an embodiment of the present invention. Explanation of main symbols in the drawings 1: Si substrate, 2: Amorphous GaAs layer, 3.4.8
: Single crystal GaAsN5 5 : Alx Ga5-x
As layer, 6: Regrowth interface, 7: Aly Gap
-y As layer. Agent Patent Attorney Masa Sugiura Tomo - Jitsumiji 4 rows Figure 1 A - ° Fubo, row A Figure 1 B - = Jζ: Ro 1 Gin - Ikuku 1 Tsuri Ichi Miro 14 rows Figure 1 E

Claims (1)

【特許請求の範囲】  シリコン基板上にシリコンと異なる種類の単結晶半導
体層を形成し、 上記単結晶半導体層の表面に再成長界面を形成した後、 上記再成長界面の上に上記単結晶半導体層をさらに成長
させるようにしたことを特徴とするヘテロエピタキシャ
ル成長方法。
[Claims] After forming a single crystal semiconductor layer of a type different from silicon on a silicon substrate, and forming a regrowth interface on the surface of the single crystal semiconductor layer, the single crystal semiconductor layer is formed on the regrowth interface. A heteroepitaxial growth method characterized by further growing layers.
JP12538888A 1988-05-23 1988-05-23 Heteroepitaxial growth method Pending JPH01293611A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12538888A JPH01293611A (en) 1988-05-23 1988-05-23 Heteroepitaxial growth method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12538888A JPH01293611A (en) 1988-05-23 1988-05-23 Heteroepitaxial growth method

Publications (1)

Publication Number Publication Date
JPH01293611A true JPH01293611A (en) 1989-11-27

Family

ID=14908901

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12538888A Pending JPH01293611A (en) 1988-05-23 1988-05-23 Heteroepitaxial growth method

Country Status (1)

Country Link
JP (1) JPH01293611A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495823A (en) * 1992-03-23 1996-03-05 Mitsubishi Denki Kabushiki Kaisha Thin film manufacturing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495823A (en) * 1992-03-23 1996-03-05 Mitsubishi Denki Kabushiki Kaisha Thin film manufacturing method

Similar Documents

Publication Publication Date Title
US5091767A (en) Article comprising a lattice-mismatched semiconductor heterostructure
JP3093904B2 (en) Method for growing compound semiconductor crystal
US7732306B2 (en) Methods for producing improved epitaxial materials
US5356510A (en) Method for the growing of heteroepitaxial layers
JPH05283336A (en) Formation of compound semiconductor layer
JPH01272108A (en) Growth of compound semiconductor
US7259084B2 (en) Growth of GaAs epitaxial layers on Si substrate by using a novel GeSi buffer layer
JP2002299267A (en) Semiconductor substrate manufacturing method
JPH03284834A (en) Semiconductor device
JP2687445B2 (en) Heteroepitaxial growth method
JP3078927B2 (en) Method for growing compound semiconductor thin film
JPH0263115A (en) Selective growth of thin film
JPH02303118A (en) Method of growing semiconductor crystal
JP3985288B2 (en) Semiconductor crystal growth method
JPH05267175A (en) Compound semiconductor substrate
JP2001102303A (en) Method for manufacturing compound semiconductor substrate
JP2719868B2 (en) Semiconductor substrate and method of manufacturing the same
JPH0425135A (en) Semiconductor substrate
JPH0654763B2 (en) Method for growing semiconductor thin film
JPH01184815A (en) Semiconductor wafer and manufacture thereof
JPH01291420A (en) Manufacture of semiconductor substrate
Yao et al. Fabrication of AlAs/Al/AlAs heterostructures by molecular beam epitaxy and migration enhanced epitaxy
JPH05275328A (en) Method for forming semiconductor substrate
JPH02263427A (en) Compound semiconductor substrate and manufacture thereof
JPH05234907A (en) Gaas substrate and its manufacture