JPH0141242Y2 - - Google Patents

Info

Publication number
JPH0141242Y2
JPH0141242Y2 JP9176084U JP9176084U JPH0141242Y2 JP H0141242 Y2 JPH0141242 Y2 JP H0141242Y2 JP 9176084 U JP9176084 U JP 9176084U JP 9176084 U JP9176084 U JP 9176084U JP H0141242 Y2 JPH0141242 Y2 JP H0141242Y2
Authority
JP
Japan
Prior art keywords
output
input
intermediate frequency
amplifier
amplitude limiter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP9176084U
Other languages
Japanese (ja)
Other versions
JPS617140U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9176084U priority Critical patent/JPS617140U/en
Publication of JPS617140U publication Critical patent/JPS617140U/en
Application granted granted Critical
Publication of JPH0141242Y2 publication Critical patent/JPH0141242Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
  • Superheterodyne Receivers (AREA)
  • Noise Elimination (AREA)

Description

【考案の詳細な説明】 〔産業上の利用分野〕 本考案は、中間周波信号の振幅制限に対数特性
を持たせたFM受信機に関する。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to an FM receiver in which the amplitude limit of an intermediate frequency signal has a logarithmic characteristic.

〔従来の技術〕[Conventional technology]

周波数変調(FM)された信号を受信して復調
するFM受信機では、不要な振幅変調(AM)成
分を除去するために、中間周波信号に対する振幅
制限器を用いるのが一般的である。第5図は従来
の振幅制限器の入出力特性で、横軸は入力電界、
縦軸は中間周波(IF)出力である。
FM receivers that receive and demodulate frequency modulated (FM) signals generally use an amplitude limiter for intermediate frequency signals to remove unnecessary amplitude modulated (AM) components. Figure 5 shows the input/output characteristics of a conventional amplitude limiter, where the horizontal axis is the input electric field,
The vertical axis is the intermediate frequency (IF) output.

〔考案が解決しようとする問題点〕[Problem that the invention attempts to solve]

この種の特性の振幅制限器では入力電界がa点
より高ければ問題ないが、a点より低い場合には
直線増幅器としてしか作動せず、十分な振幅制限
を与えることができない。このため弱電界時の復
調出力にAM成分が残存してしまう欠点がある。
An amplitude limiter with this type of characteristic has no problem if the input electric field is higher than point a, but if it is lower than point a, it operates only as a linear amplifier and cannot provide sufficient amplitude limitation. For this reason, there is a drawback that AM components remain in the demodulated output when the electric field is weak.

〔問題点を解決するための手段〕[Means for solving problems]

本考案は対数変換特性を利用して上記のAM成
分を広い電界範囲にわたり除去しようとするもの
である。このため本考案は、高周波信号を受信し
て中間周波信号に変換し、さらに振幅制限器を通
してから低周波信号に復調するFM受信機におい
て、該中間周波信号を対数増幅器に入力してその
出力を中間周波帯の帯域通過フイルタに入力し、
さらに該フイルタの出力を前記振幅制限器に入力
するようにしてなることを特徴とするものであ
る。
The present invention attempts to remove the above AM component over a wide electric field range by utilizing logarithmic conversion characteristics. For this reason, the present invention is an FM receiver that receives a high frequency signal, converts it to an intermediate frequency signal, passes it through an amplitude limiter, and then demodulates it to a low frequency signal.The intermediate frequency signal is input to a logarithmic amplifier and its output is input to the intermediate frequency band pass filter,
Furthermore, the output of the filter is input to the amplitude limiter.

〔作用〕[Effect]

振幅制限器に入力されるFM波の周波数(通常
は10.7MHzの中間周波数)とAM成分の周波数
(低周波)は大きく離れているので、本考案では
対数増幅器によるAM検波作用を利用して両者を
分離する。つまり、純粋なFM波VFMがAM成分
VAMを伴つている場合、周波数変換器のIF出力V
は両者の積として表わされる。
Since the frequency of the FM wave input to the amplitude limiter (usually an intermediate frequency of 10.7MHz) and the frequency of the AM component (low frequency) are far apart, the present invention utilizes the AM detection effect of a logarithmic amplifier to separate both. Separate. In other words, the pure FM wave V FM is the AM component
IF output of the frequency converter V when accompanied by V AM
is expressed as the product of both.

V=VFM×VAM ……(1) これはVFMを搬送波とし、VAMを変調波とする
AM波であるから、これを対数変換器に入力させ
るとその出力は LogV=LogVFM+LogVAM ……(2) となる。上式の右辺第1項は高周波(この場合、
中間周波)、同第2項は低周波をそれぞれ主成分
としているのでフイルタを用いることで分離でき
る。通常のFM受信機では振幅制限器の前段にIF
帯の帯域通過フイルタを用いるので、LogVFMに
含まれるVFMの周波数成分だけを抽出することが
できる。
V=V FM ×V AM ...(1) This uses V FM as the carrier wave and V AM as the modulating wave.
Since it is an AM wave, when it is input to a logarithmic converter, the output is LogV = LogV FM + LogV AM ... (2). The first term on the right side of the above equation is a high frequency (in this case,
The intermediate frequency (intermediate frequency) and the second term have low frequencies as their main components, so they can be separated using a filter. In a normal FM receiver, the IF is installed before the amplitude limiter.
Since a band-pass filter is used, only the frequency components of V FM included in LogV FM can be extracted.

〔実施例〕〔Example〕

以下、図面を参照しながら本考案の実施例を説
明する。
Embodiments of the present invention will be described below with reference to the drawings.

第1図は本考案の一実施例を示す概略ブロツク
図で、1はアンテナ、2は受信された高周波信号
RFを増幅する高周波増幅器、3は中間周波信号
IFへの周波数変換器、4はそのために必要な局
発信号LOを発生する局部発振器、5は前述した
(1)式の入力Vに対し(2)式の出力LogVを生ずる対
数増幅器、6はそうちVFM成分だけを通過させる
IF帯の帯域通過フイルタ、7は一定値以上の振
幅をカツトする振幅制限器、8はその出力から低
周波出力AFを得るFM復調器である。
FIG. 1 is a schematic block diagram showing an embodiment of the present invention, in which 1 is an antenna, 2 is a received high-frequency signal
High frequency amplifier that amplifies RF, 3 is intermediate frequency signal
Frequency converter to IF, 4 is a local oscillator that generates the necessary local signal LO, 5 is the above-mentioned
A logarithmic amplifier that produces the output LogV of equation (2) for the input V of equation (1), and 6 passes only the V FM component.
An IF band pass filter, 7 an amplitude limiter which cuts amplitudes above a certain value, and 8 an FM demodulator which obtains a low frequency output AF from its output.

第2図は対数増幅器5の具体例を示す回路図
で、51は2段増幅用トランジスタQ1,Q2を用
いた利得+Aの非反転増幅器、52はnpnトラン
ジスタQ3とpnpトランジスタQ4を相補的に動作さ
せ、それらのコレクタ電流Icとベース・エミツタ
間電圧VBEの指数的関係を利用して増幅器51の
出力Eoを指数−eE0に変換する指数増幅器、53
は入力Eiと指数増幅器52の出力−eE0を加算す
る加算器で、全体として第3図のような負帰還増
幅器を構成する。指数増幅器52の指数変換特性
はトランジスタQ3,Q4のベース・エミツタ間の
非直線性を利用する。このため、両トランジスタ
にはダイオードD1,D2で零バイアスを与える。
そしてトランジスタQ3は出力Eoが負のとき動作
して正の指数変換出力を生じ、またトランジスタ
Q4は出力Eoが正のとき動作して負の指数変換出
力を生ずる。−eE0はこれらの合成波形である。
C1,C2は直流阻止用のコンデンサである。
FIG. 2 is a circuit diagram showing a specific example of the logarithmic amplifier 5, where 51 is a non-inverting amplifier with a gain of +A using two-stage amplification transistors Q 1 and Q 2 , and 52 is a non-inverting amplifier with a gain of +A using two-stage amplification transistors Q 1 and Q 2 . an exponential amplifier 53 which operates in a complementary manner and converts the output Eo of the amplifier 51 into an index -e E0 by utilizing the exponential relationship between their collector current Ic and the base-emitter voltage VBE ;
is an adder which adds the input Ei and the output -e E0 of the exponential amplifier 52, and as a whole constitutes a negative feedback amplifier as shown in FIG. The exponential conversion characteristic of the exponential amplifier 52 utilizes the nonlinearity between the bases and emitters of the transistors Q 3 and Q 4 . Therefore, zero bias is applied to both transistors by diodes D 1 and D 2 .
Transistor Q3 then operates when output Eo is negative, producing a positive exponential conversion output, and transistor
Q4 operates when the output Eo is positive and produces a negative exponential conversion output. −e E0 is the composite waveform of these.
C 1 and C 2 are DC blocking capacitors.

この負帰還増幅器は非反転増幅器21の入力が
Ei−eE0であるから Eo=(Ei−eE0)・A であり、Eo≪AeE0であるから近似的に A・eE0=A・Ei となる。従つて、両辺の対数をとると Eo=logEi となるので、入力Eiと出力Eoの間に所望の対数
関係があることが判る。第4図は振幅制限器7ま
での入出力特性で、a点より低い弱電界時は対数
特性を示す。
In this negative feedback amplifier, the input of the non-inverting amplifier 21 is
Since Ei-e E0 , Eo=(Ei-e E0 )・A, and since Eo≪Ae E0 , approximately A・e E0 =A・Ei. Therefore, if we take the logarithm of both sides, Eo=logEi, so it can be seen that there is a desired logarithmic relationship between input Ei and output Eo. FIG. 4 shows the input/output characteristics up to the amplitude limiter 7, which shows logarithmic characteristics when the electric field is weak below point a.

〔考案の効果〕[Effect of idea]

以上述べたように本考案によれば、FM受信機
のAM抑圧度を広い入力電界範囲にわたり良好に
保つことができる。特に弱電界時の周波数弁別能
力が改善され、S/N比が向上する利点がある。
As described above, according to the present invention, the degree of AM suppression of the FM receiver can be maintained satisfactorily over a wide input electric field range. In particular, there is an advantage that the frequency discrimination ability in a weak electric field is improved and the S/N ratio is improved.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例を示すブロツク図、
第2図および第3図は対数増幅器の詳細を示す回
路図およびブロツク図、第4図は本考案に係る振
幅制限器の入出力特性図、第5図は従来の振幅制
限器の入出力特性図である。 図中、3は周波数変換器、5は対数増幅器、6
は帯域通過フイルタ、7は振幅制限器である。
FIG. 1 is a block diagram showing an embodiment of the present invention.
Figures 2 and 3 are circuit diagrams and block diagrams showing details of the logarithmic amplifier, Figure 4 is an input/output characteristic diagram of the amplitude limiter according to the present invention, and Figure 5 is the input/output characteristic of a conventional amplitude limiter. It is a diagram. In the figure, 3 is a frequency converter, 5 is a logarithmic amplifier, and 6
is a bandpass filter, and 7 is an amplitude limiter.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 高周波信号を受信して中間周波信号に変換し、
さらに振幅制限器を通してから低周波信号に復調
するFM受信機において、該中間周波信号を対数
増幅器に入力してその出力を中間周波帯の帯域通
過フイルタに入力し、さらに該フイルタの出力を
前記振幅制限器に入力するようにしてなることを
特徴とするFM受信機。
Receives high frequency signals and converts them to intermediate frequency signals,
Furthermore, in an FM receiver that demodulates a low frequency signal after passing through an amplitude limiter, the intermediate frequency signal is inputted to a logarithmic amplifier, its output is inputted to a bandpass filter for the intermediate frequency band, and the output of the filter is further inputted to the amplitude limiter. An FM receiver characterized in that the input is input to a limiter.
JP9176084U 1984-06-20 1984-06-20 FM receiver Granted JPS617140U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9176084U JPS617140U (en) 1984-06-20 1984-06-20 FM receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9176084U JPS617140U (en) 1984-06-20 1984-06-20 FM receiver

Publications (2)

Publication Number Publication Date
JPS617140U JPS617140U (en) 1986-01-17
JPH0141242Y2 true JPH0141242Y2 (en) 1989-12-06

Family

ID=30647933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9176084U Granted JPS617140U (en) 1984-06-20 1984-06-20 FM receiver

Country Status (1)

Country Link
JP (1) JPS617140U (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240352567A1 (en) 2021-08-17 2024-10-24 Hilltop Corporation Method for manufacturing fe-si-b-based thick plate rapidly solidified alloy ribbon

Also Published As

Publication number Publication date
JPS617140U (en) 1986-01-17

Similar Documents

Publication Publication Date Title
US4388496A (en) FM/AM Stereo receiver
US3473133A (en) Pulse counter detector
KR880000869B1 (en) Synchronoru evelope detector
US2620439A (en) Noise balancing circuits
JPS6334343Y2 (en)
JPS6134763Y2 (en)
JPH0336124Y2 (en)
JPS6239858B2 (en)
JPS6141321Y2 (en)
JPS6214762Y2 (en)
JPH0215413Y2 (en)
JPH04265039A (en) demodulator
EP0201986A2 (en) Intermodulation suppressing circuit
US6963735B2 (en) Method and arrangement for receiving a frequency modulated signal
JPS6359311B2 (en)
JPS6318169Y2 (en)
JPS628975B2 (en)
JP2585610Y2 (en) FSK demodulation circuit
JPH0127301Y2 (en)
JPS622817Y2 (en)
KR870002049Y1 (en) Double tunning fm detector circuit
JPS6241454Y2 (en)
JPS54157018A (en) Fm receiver
KR19980054226U (en) Receiver for wireless regulator
JPH028499B2 (en)