JPH0174681U - - Google Patents
Info
- Publication number
- JPH0174681U JPH0174681U JP1987171073U JP17107387U JPH0174681U JP H0174681 U JPH0174681 U JP H0174681U JP 1987171073 U JP1987171073 U JP 1987171073U JP 17107387 U JP17107387 U JP 17107387U JP H0174681 U JPH0174681 U JP H0174681U
- Authority
- JP
- Japan
- Prior art keywords
- frequency dividing
- pulses
- dividing means
- horizontal synchronizing
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Television Receiver Circuits (AREA)
Description
第１図は本考案を実施したキードＡＧＣ回路の
ブロツク図であり、第２図はその要部の回路構成
図、第３図及び第４図は信号波形図である。
５……選局回路、６……第１分周回路、７……
第２分周回路、２０……バツクポーチ、ＣＫ……
クロツク、Ａ……水平同期信号、Ｐ２……第２パ
ルス、Ｐ……キーイングパルス。
FIG. 1 is a block diagram of a keyed AGC circuit embodying the present invention, FIG. 2 is a circuit diagram of the main part thereof, and FIGS. 3 and 4 are signal waveform diagrams. 5...Tuning selection circuit, 6...First frequency dividing circuit, 7...
Second frequency divider circuit, 20... Back pouch, CK...
Clock, A...horizontal synchronizing signal, P2 ...second pulse, P...keying pulse.
Claims (1)
ピユータのクロツクパルスを水平同期信号でトリ
ガーして分周し映像信号のバツクポーチ部の所定
区間に対応するパルスを生成する分周手段を設け
、該分周手段の出力パルスをキーイングパルスと
したことを特徴とするキードＡＧＣ回路。 A frequency dividing means is provided for dividing the clock pulse of a microcomputer mounted on the television receiver by triggering it with a horizontal synchronizing signal to generate a pulse corresponding to a predetermined section of the back porch portion of the video signal, and an output of the frequency dividing means. A keyed AGC circuit characterized by using pulses as keying pulses.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987171073U JPH0174681U (en) | 1987-11-09 | 1987-11-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987171073U JPH0174681U (en) | 1987-11-09 | 1987-11-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0174681U true JPH0174681U (en) | 1989-05-19 |
Family
ID=31462571
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987171073U Pending JPH0174681U (en) | 1987-11-09 | 1987-11-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0174681U (en) |
-
1987
- 1987-11-09 JP JP1987171073U patent/JPH0174681U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60177569U (en) | Clock signal generation circuit for digital television receivers | |
| JPS6356888U (en) | ||
| JPS6312977U (en) | ||
| JPH03128376U (en) | ||
| JPS6365332U (en) | ||
| JPH0282170U (en) | ||
| JPS6438065U (en) | ||
| JPH02128487U (en) | ||
| JPH0292283U (en) | ||
| JPS6381567U (en) | ||
| JPS61111272U (en) | ||
| JPS61111271U (en) | ||
| JPS6285053U (en) | ||
| JPH0266088U (en) | ||
| JPS62196476U (en) | ||
| JPS62201540U (en) | ||
| JPS60103969U (en) | AFC day foot circuit | |
| JPH03114889U (en) | ||
| JPS62146362U (en) | ||
| JPS63149681U (en) | ||
| JPS643384U (en) | ||
| JPS62151275U (en) | ||
| JPS6411071U (en) | ||
| JPS60167465U (en) | Vertical blanking pulse generation circuit | |
| JPH03105084U (en) |