JPH0183332U - - Google Patents

Info

Publication number
JPH0183332U
JPH0183332U JP1987179206U JP17920687U JPH0183332U JP H0183332 U JPH0183332 U JP H0183332U JP 1987179206 U JP1987179206 U JP 1987179206U JP 17920687 U JP17920687 U JP 17920687U JP H0183332 U JPH0183332 U JP H0183332U
Authority
JP
Japan
Prior art keywords
magnetoresistive element
chip
smooth
substrate
adhesive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987179206U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987179206U priority Critical patent/JPH0183332U/ja
Publication of JPH0183332U publication Critical patent/JPH0183332U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Die Bonding (AREA)
JP1987179206U 1987-11-24 1987-11-24 Pending JPH0183332U (2)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987179206U JPH0183332U (2) 1987-11-24 1987-11-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987179206U JPH0183332U (2) 1987-11-24 1987-11-24

Publications (1)

Publication Number Publication Date
JPH0183332U true JPH0183332U (2) 1989-06-02

Family

ID=31470771

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987179206U Pending JPH0183332U (2) 1987-11-24 1987-11-24

Country Status (1)

Country Link
JP (1) JPH0183332U (2)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5984532A (ja) * 1982-11-08 1984-05-16 Hitachi Ltd 半導体装置の製造方法および半導体ウエ−ハ
JPS6132435A (ja) * 1984-07-24 1986-02-15 Nec Corp 半導体素子の取り付け方法
JPS61216371A (ja) * 1985-03-20 1986-09-26 Nec Corp モ−ルド形磁気抵抗素子

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5984532A (ja) * 1982-11-08 1984-05-16 Hitachi Ltd 半導体装置の製造方法および半導体ウエ−ハ
JPS6132435A (ja) * 1984-07-24 1986-02-15 Nec Corp 半導体素子の取り付け方法
JPS61216371A (ja) * 1985-03-20 1986-09-26 Nec Corp モ−ルド形磁気抵抗素子

Similar Documents

Publication Publication Date Title
JPS62154644U (2)
JPS6194352U (2)
JPH0369232U (2)
JPS6348170U (2)
JPS61182036U (2)
JPS6397241U (2)
JPS62201957U (2)
JPH0165142U (2)
JPH024235U (2)
JPH0321856U (2)
JPS63142855U (2)
JPS63142843U (2)
JPH0273740U (2)
JPS6249395U (2)
JPS6435756U (2)
JPH02146437U (2)
JPH02103284U (2)
JPS59127246U (ja) 樹脂封止型半導体装置
JPH0328757U (2)
JPS63119258U (2)
JPS63119247U (2)
JPS63157944U (2)
JPS6188256U (2)
JPS61203549U (2)
JPH0187550U (2)