JPH0216568A - Production of semiconductor - Google Patents

Production of semiconductor

Info

Publication number
JPH0216568A
JPH0216568A JP63167594A JP16759488A JPH0216568A JP H0216568 A JPH0216568 A JP H0216568A JP 63167594 A JP63167594 A JP 63167594A JP 16759488 A JP16759488 A JP 16759488A JP H0216568 A JPH0216568 A JP H0216568A
Authority
JP
Japan
Prior art keywords
silicon
film
oxygen plasma
etching
organic resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63167594A
Other languages
Japanese (ja)
Other versions
JP2521329B2 (en
Inventor
Toshiaki Muratani
利明 村谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP16759488A priority Critical patent/JP2521329B2/en
Publication of JPH0216568A publication Critical patent/JPH0216568A/en
Application granted granted Critical
Publication of JP2521329B2 publication Critical patent/JP2521329B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To simplify stages and to allow fine processing so that film thicknesses are reduced and fine conductive layers can be formed by bringing a silicon compd. into vapor phase reaction with the radicals generated in exposed parts by selective exposing of a photosensitive org. resin, then by treating the compd. by oxygen plasma. CONSTITUTION:An interlayer insulating film 4 is formed by coating the photosensitive polyimide resin and is selectively exposed by using UV rays 5 except the regions to be apertured. The radicals 6 are generated in the exposed parts. The silicon compd. 7 is brought into vapor phase reaction with the radicals 6 to incorporate the silicon therein. Etching by the oxygen plasma is thereafter executed. The radical parts subjected to the vapor phase reaction with the silicon compd. are changed to a silicon oxide film 8 by the oxygen plasma and this film serves as an etching mask to the oxygen plasma. Only the unexposed parts are thus etched away. The stages are simplified in this way and since the interlayer insulating film is directly etched, the fine processing is possible. The formation of the thin films is possible in case of using said film as the etching mask for the conductive layers. The fine conductive layers are thus formed.

Description

【発明の詳細な説明】 〈産業上の利用分野〉 本発明は、半導体装置の製造・方法に関し、特に感光性
有機系樹脂膜を所定パターンにエツチングする方法に関
する。
DETAILED DESCRIPTION OF THE INVENTION <Industrial Application Field> The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for etching a photosensitive organic resin film into a predetermined pattern.

〈従来の技術〉 従来、層間絶縁膜として有機系樹脂を用いてスルーホー
ルを開孔する際、−数的にはフォトレジストをマスクと
して有機系樹脂膜をエツチングする方法がとられていた
。しかし、フォトレジストをマスクとした場合、酸素を
主体とするガスを用いたドライエツチングでは、7オト
レジストのエツチング速度が有機系樹脂膜のエツチング
速度の1.5倍程度もあるため、フォトレジストを厚く
形成しなければならず微細加工が困難である。そのため
、有機系樹脂膜との選択比を大きくするためにフォトレ
ジストと有機系樹脂膜との間に中間層として金属層を設
け、フォトレジストをマスクとして該金属層をエツチン
グし、更に有機系樹脂膜をエツチングするという2段階
エツチング方法によって、開孔部を形成していた。
<Prior Art> Conventionally, when forming a through hole using an organic resin as an interlayer insulating film, a method has been used in which the organic resin film is etched using a photoresist as a mask. However, when a photoresist is used as a mask, the etching rate of the 7-photoresist is about 1.5 times the etching rate of an organic resin film in dry etching using a gas mainly composed of oxygen. microfabrication is difficult. Therefore, in order to increase the selectivity to the organic resin film, a metal layer is provided as an intermediate layer between the photoresist and the organic resin film, the metal layer is etched using the photoresist as a mask, and then the organic resin is etched. The openings were formed by a two-step etching method in which the membrane was etched.

また、上記金属層、あるいは素子間および配線間等を電
気的に接続する導電層の形成において、エツチングマス
クとして従来のフォトレジストを用いているが、フォト
レジストは導電層の膜厚の2倍以上の厚さに塗布し、露
光・現像等の処理によりパターンを形成していた。
Furthermore, in the formation of the metal layer or the conductive layer that electrically connects between elements and wiring, etc., a conventional photoresist is used as an etching mask. The pattern was formed by coating the film to a thickness of 100 mL and then performing processes such as exposure and development.

〈発明が解決しようとする課題〉 有機系樹脂膜のエツチングに金属層をマスクとして用い
た場合、フォトレジストを用いた場合よりも有機系樹脂
膜との選択比を大きくすることができるが、金属層の形
成、除去、及びエツチングの工程が増加し、複雑となる
。また、現行よりさらに微細化が進むと、マスクとして
の金属層をフォトレジストをマスクとしてエツチングす
るためには金属層を薄くする必要があり、厚い有機系樹
脂膜をエツチングすることが困難となる。
<Problems to be Solved by the Invention> When a metal layer is used as a mask for etching an organic resin film, the selectivity to the organic resin film can be made larger than when a photoresist is used. The layer formation, removal, and etching steps are increased and complicated. Further, as the size becomes even finer than the current level, it is necessary to make the metal layer thinner in order to etch the metal layer as a mask using a photoresist as a mask, making it difficult to etch a thick organic resin film.

また、上記金属層を含む導電層のエツチングの際、マス
クとなるフォトレジストもエツチングされるため、フォ
トレジストの塗布膜厚を薄くすることができず、微細化
の妨げとなっている〇〈課題を解決するための手段〉 導電層が形成された半導体基板上に感光性有機系樹脂膜
を形成し、該感光性有機系樹脂膜を選択的にエツチング
する方法において、前記感光性有機系樹脂を選択露光す
ることにより、露光部に発生したラジカルに、シリコン
系化、金物を気相反応させてシリコンを含有させ、その
後、酸素プラズマによって、露光部をシリコン酸化膜に
変化させ、未露光部をエツチング除去する。
Furthermore, when etching the conductive layer including the metal layer, the photoresist that serves as a mask is also etched, making it impossible to reduce the thickness of the photoresist coating, which hinders miniaturization. Means for Solving the Problem> In a method of forming a photosensitive organic resin film on a semiconductor substrate on which a conductive layer is formed and selectively etching the photosensitive organic resin film, the photosensitive organic resin is By performing selective exposure, the radicals generated in the exposed area are converted to silicon, and the metal material is caused to undergo a vapor phase reaction to contain silicon.Then, the exposed area is changed to a silicon oxide film by oxygen plasma, and the unexposed area is converted to silicon. Remove by etching.

く作 用〉 フォトレジストや他のエツチングマスク材を用いること
なく、有機系樹脂膜をエツチングすることが可能となり
、また、酸素プラズマによって形成されたシリコン酸化
膜は、酸素プラズマによって殆どエツチングされること
なく、有機系樹脂膜のみを効果的に除去し得る。
Function: It becomes possible to etch organic resin films without using photoresist or other etching mask materials, and silicon oxide films formed by oxygen plasma are almost completely etched by oxygen plasma. Instead, only the organic resin film can be effectively removed.

導電層のエツチングにおいても、現行の7オトレジスト
の現像方法ではなく、本発明を適応してエツチングマス
クを形成すれば、エツチングマスクの表面がシリコン酸
化膜に変化しているため導電層との選択比が大きくなり
、エツチングマスクとしての有機系樹脂を薄くすること
ができる。
When etching a conductive layer, if the present invention is applied to form an etching mask instead of using the current 7 photoresist development method, the etching mask surface is changed to a silicon oxide film, which improves the selectivity with respect to the conductive layer. becomes larger, and the organic resin used as the etching mask can be made thinner.

〈実施例〉 第1図(a)〜(e)は本発明によるスルーホール形成
方法の一実施例を示す断面図である。
<Embodiment> FIGS. 1(a) to 1(e) are cross-sectional views showing an embodiment of the through-hole forming method according to the present invention.

第1図(a)においてシリコン単結晶基板l上にシリコ
ン酸化膜2を形成し、そのうえにスパッタリング等によ
りA 1− S i膜を形成し、所定パターンに配線3
を形成する。次に第1図(b)に示すように感光性ポリ
イミド樹脂を塗布し厚さ1μm〜2μmの眉間絶縁膜4
を形成する。次にスルーホールとして開孔すべき領域以
外に紫外線5を用いて第1図(c)のように選択露光す
る。
In FIG. 1(a), a silicon oxide film 2 is formed on a silicon single crystal substrate l, an A1-Si film is formed thereon by sputtering, etc., and wiring 3 is formed in a predetermined pattern.
form. Next, as shown in FIG. 1(b), a photosensitive polyimide resin is applied to form an insulating film 4 between the eyebrows with a thickness of 1 μm to 2 μm.
form. Next, areas other than those to be formed as through holes are selectively exposed using ultraviolet rays 5 as shown in FIG. 1(c).

露光された部分には第1図(d)のようにラジカル6が
発生し、このラジカル6にシリコン系化合物7を120
℃に加熱しながら気相反応させることニヨリ、シリコン
を含有させる。シリコン系化合物としては現在HMDS
 (ヘキサメチレンジシラザン)が知られている。
Radicals 6 are generated in the exposed area as shown in FIG. 1(d), and a silicon compound 7 is added to the radicals 6 at
Silicon is incorporated by performing a gas phase reaction while heating to ℃. Currently, HMDS is the silicon-based compound.
(hexamethylene disilazane) is known.

その後第1図(e)に示すように酸素プラズマに上りエ
ツチングを行うが、シリコン系化合物と気相反応したラ
ジカル部は、酸素プラズマによって表面よt)100A
〜20OA厚さのシリコン酸化膜8に変化し、酸素プラ
ズマに対するエツチングマスクとなり、未露光部のみが
エツチング除去され、開孔部が形成される。
After that, as shown in FIG. 1(e), etching is performed using an oxygen plasma, but the radicals that have reacted with the silicon-based compound in the gas phase are removed from the surface by the oxygen plasma.
The silicon oxide film 8 is changed to a thickness of ~20 OA, and serves as an etching mask for oxygen plasma, and only the unexposed areas are etched away to form openings.

〈発明の効果〉 本発明は、有機系樹脂を用いた層間絶縁膜のスルーホー
ル形成方法においては、従来のフォトレジストや中間層
としての金属層等のエツチングマスクを用いる必要がな
いため、工程が簡略化されるだけでなく、眉間絶縁膜を
直接エツチングするため、エツチングマスクの膜厚によ
る制約を受けることなく、微細加工が可能となる。導電
層のエツチングマスクとして感光性有機系樹脂膜を用い
る場合には、本発明に基づいて現像することにより、有
機系樹脂膜を薄く形成することができ、微細な導電層を
形成することが可能となる。
<Effects of the Invention> In the method of forming through-holes in interlayer insulating films using organic resin, the present invention does not require the use of conventional etching masks such as photoresists or metal layers as intermediate layers, so the process is simplified. Not only is the process simplified, but since the glabellar insulating film is directly etched, fine processing is possible without being limited by the thickness of the etching mask. When using a photosensitive organic resin film as an etching mask for a conductive layer, by developing it according to the present invention, it is possible to form a thin organic resin film and form a fine conductive layer. becomes.

【図面の簡単な説明】 第1図(a)〜(e)は本発明の一実施例の製造工程を
示す断面図である。 1・・・シリコン単結晶基板、 2・・・シリコン酸化
膜、  3・・・Al−8i配線、 4・・・感光性有
機系樹脂膜、 5・・・紫外線、 6・・・ラジヵノペ
 7・・・シリコン系化合物、  8・・・酸素プラズ
マによって変化したシリコン酸化膜。
BRIEF DESCRIPTION OF THE DRAWINGS FIGS. 1(a) to 1(e) are cross-sectional views showing the manufacturing process of an embodiment of the present invention. DESCRIPTION OF SYMBOLS 1...Silicon single crystal substrate, 2...Silicon oxide film, 3...Al-8i wiring, 4...Photosensitive organic resin film, 5...Ultraviolet light, 6...Radicanope 7. ...Silicon-based compound, 8...Silicon oxide film changed by oxygen plasma.

Claims (1)

【特許請求の範囲】 1、導電層が形成された半導体基板上に感光性有機系樹
脂膜を形成し、該感光性有機系樹脂膜を選択的にエッチ
ングする方法において、 前記感光性有機系樹脂を選択露光する工程、露光部に発
生したラジカルにシリコン系化合物を気相反応させる工
程、 酸素プラズマによって、露光部をシリコン酸化膜に変化
させ、未露光部をエッチング除去する工程からなること
を特徴とする半導体装置の製造方法。
[Claims] 1. A method of forming a photosensitive organic resin film on a semiconductor substrate on which a conductive layer is formed, and selectively etching the photosensitive organic resin film, comprising: It is characterized by the following steps: a step of selectively exposing the exposed area, a step of reacting a silicon-based compound with the radicals generated in the exposed area in a gas phase, and a process of converting the exposed area into a silicon oxide film using oxygen plasma and etching away the unexposed area. A method for manufacturing a semiconductor device.
JP16759488A 1988-07-04 1988-07-04 Method for manufacturing semiconductor device Expired - Fee Related JP2521329B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16759488A JP2521329B2 (en) 1988-07-04 1988-07-04 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16759488A JP2521329B2 (en) 1988-07-04 1988-07-04 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JPH0216568A true JPH0216568A (en) 1990-01-19
JP2521329B2 JP2521329B2 (en) 1996-08-07

Family

ID=15852658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16759488A Expired - Fee Related JP2521329B2 (en) 1988-07-04 1988-07-04 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP2521329B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60241225A (en) * 1984-05-14 1985-11-30 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Method of generating negative resist image
JPS6147641A (en) * 1984-08-15 1986-03-08 Toshiba Corp Formation of resist pattern
JPS61107346A (en) * 1984-10-26 1986-05-26 ユセベ エレクトロニックス,ソシエテ アノニム Formation of negative graphic in photoresist and integrated semiconductor circuit thereby
JPS62273528A (en) * 1986-05-21 1987-11-27 Nippon Telegr & Teleph Corp <Ntt> Method for silylating surface of polymer film and pattern forming method using same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60241225A (en) * 1984-05-14 1985-11-30 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Method of generating negative resist image
JPS6147641A (en) * 1984-08-15 1986-03-08 Toshiba Corp Formation of resist pattern
JPS61107346A (en) * 1984-10-26 1986-05-26 ユセベ エレクトロニックス,ソシエテ アノニム Formation of negative graphic in photoresist and integrated semiconductor circuit thereby
JPS62273528A (en) * 1986-05-21 1987-11-27 Nippon Telegr & Teleph Corp <Ntt> Method for silylating surface of polymer film and pattern forming method using same

Also Published As

Publication number Publication date
JP2521329B2 (en) 1996-08-07

Similar Documents

Publication Publication Date Title
DE60106229T2 (en) OZONE-REINFORCED SILYLATION PROCESS FOR INCREASING THE RESISTANCE OF THIN RESISTANT LAYERS
US6465360B2 (en) Method for fabricating an ultra small opening
JPH0466345B2 (en)
JPH08227873A (en) Method for manufacturing semiconductor device
KR100328448B1 (en) Method of manufacturing a phase shift mask in a semiconductor device
JPH04176123A (en) Manufacture of semiconductor device
JPS61268028A (en) Development of mask image in photoresist
KR100327771B1 (en) Chemically treated photoresist for withstanding ion bombarded processing
US3701659A (en) Photolithographic masks of semiconductor material
JP2521329B2 (en) Method for manufacturing semiconductor device
JP2932462B1 (en) Surface patterning method for semiconductor manufacturing
JPH10333341A (en) Method of forming resist pattern and method of manufacturing semiconductor device
KR100369866B1 (en) Micro contact hole formation method of semiconductor device
KR950014945B1 (en) Micro pattern formation method of semiconductor device
KR100272517B1 (en) Mask structuring method of semiconductor device
JPH05142788A (en) Formation of resist pattern
KR100284026B1 (en) Fine pattern formation method using sillation
KR100289664B1 (en) Manufacturing Method of Exposure Mask
JPS5950053B2 (en) Photo engraving method
JPH0224017B2 (en)
JPH05234957A (en) Method for manufacturing semiconductor device
JPS5818774B2 (en) Method for selectively forming a conductive layer on a substrate having convex portions
KR20040063192A (en) Photograph etching method for producing semiconductor element
JPH01297648A (en) Production of semiconductor device
JPS59121841A (en) Pattern formation

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees