JPH02192197A - Multilayer interconnection board - Google Patents

Multilayer interconnection board

Info

Publication number
JPH02192197A
JPH02192197A JP1009810A JP981089A JPH02192197A JP H02192197 A JPH02192197 A JP H02192197A JP 1009810 A JP1009810 A JP 1009810A JP 981089 A JP981089 A JP 981089A JP H02192197 A JPH02192197 A JP H02192197A
Authority
JP
Japan
Prior art keywords
pad
electronic component
multilayer interconnection
layer
interconnection board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1009810A
Other languages
Japanese (ja)
Other versions
JPH06101626B2 (en
Inventor
Shinichi Hasegawa
真一 長谷川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1009810A priority Critical patent/JPH06101626B2/en
Publication of JPH02192197A publication Critical patent/JPH02192197A/en
Publication of JPH06101626B2 publication Critical patent/JPH06101626B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

PURPOSE:To reduce a multilayer interconnection board in cost by a method wherein a bonding pad is composed of two or more pad sections connected with each other through contact via-holes and a bonding pad layer consisting of two adjacent pad sections out of the pad sections and an insulating layer interposed between them. CONSTITUTION:A bonding pad 11 connected to a lead 7 is composed of three pad sections 13 connected with each other though contact via-holes 12 and a bonding pad layer provided with two adjacent pad sections 13 out of the pad sections 13 and an insulating film 14 of polyimide resin interposed between the adjacent pad sections 13, which is provided onto a wiring layer 1. And, an electronic component 6 is mounted on the wiring layer 1 of a multilayer interconnection board in such a manner that the corresponding lead 7 is connected to a second pad section 13b. On the other hand, when the electronic component is dismounted from the wiring layer 1, the lead 7 is disconnected from the second pad 13b. By this setup, when the electronic component 6 is re-mounted, an additional multilayer interconnection board can be dispensed with, so that a multilayer interconnection board of this design can be reduced in cost.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、例えばコンピュータ等の電子機器内で使用す
る多層配線基板に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a multilayer wiring board used in electronic devices such as computers.

〔従来の技術〕[Conventional technology]

近年、多層配線基板に使用する絶縁材料としては、電子
部品の搭載方法や接続方法の多様化に伴い耐熱性、高信
顛性が要求されており、このためポリイミド樹脂が広く
採用されている。
In recent years, insulating materials used in multilayer wiring boards are required to have heat resistance and high reliability due to the diversification of electronic component mounting and connection methods, and for this reason polyimide resins have been widely adopted.

従来、この種の多層配線基板は第3図に示すように構成
されている。これを同図に基づいて説明すると、同図に
おいて、符号1で示すものは基板2上に設けられポリイ
ミド樹脂絶縁膜3および内層配線4からなる配線層、5
はこの配線層1上に設けられ例えば金(Au) 、銅(
Cu)等からなる多数のボンディングパッド、6はこの
ボンディングパッド5に接続され多数のり一ド7  (
T10端子)を有する例えばLSI等の電子部品である
Conventionally, this type of multilayer wiring board has been constructed as shown in FIG. This will be explained based on the figure. In the figure, what is indicated by reference numeral 1 is a wiring layer 5 provided on a substrate 2 and consisting of a polyimide resin insulating film 3 and an inner layer wiring 4.
is provided on this wiring layer 1, for example, gold (Au), copper (
A large number of bonding pads 6 consisting of Cu) etc. are connected to this bonding pad 5, and a large number of bonding pads 7 (
For example, it is an electronic component such as an LSI having a T10 terminal).

また、この種の多層配線基板においては、例えば銅、ニ
ッケル(Ni)および金等の複合膜からなるボンディン
グパッドを備えたものも採用されている。
Furthermore, in this type of multilayer wiring board, one equipped with a bonding pad made of a composite film of copper, nickel (Ni), gold, etc., is also used.

このように構成された多層配線基板の配線層1上に電子
部品6を搭載するには、各ボンディングパッド5に対応
するリード7を接続することにより行う。
Electronic components 6 are mounted on wiring layer 1 of the multilayer wiring board configured in this way by connecting leads 7 corresponding to each bonding pad 5.

一方、配線層I上から電子部品6を取り外すには、ボン
ディングパッド5からリード7を引き離すことにより行
う。
On the other hand, the electronic component 6 can be removed from the wiring layer I by separating the leads 7 from the bonding pads 5.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

ところで、この種の多層配線基板においては、搭載部品
としての電子部品6に故障が生じると、これを配線層1
から取り外すことになるが、各リード7に対応するボン
ディングパッド5が単数価であるため、部品取り外し時
に作用する引張力によってボンディングパッド5がポリ
イミド樹脂絶縁膜3から剥離したり、あるいは部品再搭
載時に作用する熱応力等によって密着強度が低下したり
して配線層1上に電子部品6を再度取り付けることがで
きなかった。この結果、電子部品6の再搭載時には新規
の多層配線基板が必要になり、コストが嵩むという問題
あった。
By the way, in this type of multilayer wiring board, when a failure occurs in the electronic component 6 as a mounted component, the failure occurs in the wiring layer 1.
However, since the bonding pad 5 corresponding to each lead 7 is single-valent, the bonding pad 5 may peel off from the polyimide resin insulating film 3 due to the tensile force applied when removing the component, or when the component is remounted. The electronic component 6 could not be reattached on the wiring layer 1 because the adhesion strength decreased due to the applied thermal stress and the like. As a result, when remounting the electronic component 6, a new multilayer wiring board is required, resulting in an increase in cost.

本発明はこのような事情に鑑みてなされたもので、バン
ド部の個数だけ配線層に対して電子部品を搭載すること
ができ、もってコストの低廉化を図ることができる多層
配線基板を提供するものである。
The present invention has been made in view of the above circumstances, and provides a multilayer wiring board that can mount as many electronic components on wiring layers as there are band parts, thereby reducing costs. It is something.

〔課題を解決するための手段〕[Means to solve the problem]

本発明に係る多層配線基板は、電子部品のリードを接続
するボンディングパッドを、各々が互いにコンタクト用
のつ゛イアホールによって接続された複数のパッド部と
、これらパッド部のうち相隣る2つのパッド部間に介装
された絶縁膜とからなるボンディングパッド層によって
構成したものである。
The multilayer wiring board according to the present invention includes bonding pads for connecting leads of electronic components, and a plurality of pad portions each connected to each other by a via hole for contact, and two adjacent pad portions among these pad portions. The bonding pad layer is composed of a bonding pad layer and an insulating film interposed therebetween.

〔作 用〕[For production]

本発明においては、配線層上の電子部品を取り外す場合
に一個のパッド部が他のパッドから剥離しても、他のパ
ッド部に電子部品のリードを接続することができる。
In the present invention, even if one pad section is peeled off from another pad when removing an electronic component on a wiring layer, the lead of the electronic component can be connected to the other pad section.

〔実施例〕〔Example〕

以下、本発明の構成等を図に示す実施例によって詳細に
説明する。
EMBODIMENT OF THE INVENTION Hereinafter, the structure etc. of this invention will be explained in detail by the Example shown in the figure.

第1図は本発明に係る多層配線基板を示す断面図で、同
図以下において第3図と同一の部材については同一の符
号を付し、詳細な説明は省略する。
FIG. 1 is a cross-sectional view showing a multilayer wiring board according to the present invention. In the figure and subsequent figures, the same members as in FIG. 3 are denoted by the same reference numerals, and detailed explanations are omitted.

同図において、符号11で示すものは前記リード7に接
続するボンディングパッドで、各々が互いにコンタクト
用のヴィアホール12によって接続された3個のパッド
部13と、これらパッド部13のうち相隣る2つのパッ
ド部13間に介装されたポリイミド樹脂製の絶縁膜14
とを有するボンディングパッド層からなり、前記配線層
1上に設けられている。
In the same figure, the reference numeral 11 indicates a bonding pad connected to the lead 7, each of which has three pad portions 13 connected to each other through via holes 12 for contact, and adjacent pad portions 13 of these pad portions 13. An insulating film 14 made of polyimide resin interposed between the two pad parts 13
The bonding pad layer is provided on the wiring layer 1.

このボンディングパッド11のパッド部13は、前記内
層配線4に接続する第1のパッド部13aと、前記リー
ド7に接続する第2のパッド部13bと、このパッド部
13bと前記第1のパッド部13a間に介在する第3の
パッド部13cとから構成されている。
The pad portion 13 of the bonding pad 11 includes a first pad portion 13a connected to the inner layer wiring 4, a second pad portion 13b connected to the lead 7, and a second pad portion 13b and the first pad portion 13b. 13a, and a third pad portion 13c interposed between the pad portions 13a.

また、ポリイミド樹脂絶縁膜14は、前記ヴィアホール
12を各々に有し前記第1のバンド部13a、前記第3
のパッド部13cを各々被覆する第1の絶縁膜14aと
第2の絶縁膜14bから構成されている。
Further, the polyimide resin insulating film 14 has the via holes 12 in each of the first band portion 13a and the third band portion 13a.
It is composed of a first insulating film 14a and a second insulating film 14b, each covering the pad portion 13c.

このように構成された多層配線基板の配線Nl上に電子
部品6を搭載するには、第2のパッド部13bに各々対
応するり−ド7を接続することにより行う。
Mounting of the electronic component 6 on the wiring Nl of the multilayer wiring board configured in this way is carried out by connecting the corresponding leads 7 to the second pad portions 13b.

一方、配線層1上から電子部品6を取り外すには、第2
のパッド部13bからリード7を引き離すことにより行
う。この際、第2図に示すように第2のパッド部13b
が第2の絶縁膜14bの一部と共に第1のパッド部13
a、第3のパッド部13cから引張力等によって剥離す
ることがあっても、このうち第3のパッド13cに電子
部品6のリード7を接続することができる。
On the other hand, in order to remove the electronic component 6 from above the wiring layer 1, the second
This is done by separating the lead 7 from the pad portion 13b. At this time, as shown in FIG.
is the first pad portion 13 together with a part of the second insulating film 14b.
a. Even if the third pad portion 13c is peeled off due to tensile force or the like, the lead 7 of the electronic component 6 can be connected to the third pad 13c.

したがって、本発明においては、パッド部13の個数だ
け配線層1上に電子部品6を再搭載することができるか
ら、電子部品6の再搭載時に従来必要とした新規の多層
配線基板が不要になる。
Therefore, in the present invention, since the electronic components 6 can be remounted on the wiring layer 1 by the number of pad portions 13, a new multilayer wiring board that was conventionally required when remounting the electronic components 6 is no longer necessary. .

なお、本実施例においては、三個のパッド部からなる場
合を示したが、本発明はこれに限定されるものではなく
、例えば四個、五個、・・・とじてもよく、その個数は
適宜変更できることは勿論である。
In this embodiment, a case is shown in which there are three pad sections, but the present invention is not limited to this. For example, it may be composed of four, five, etc., and the number Of course, can be changed as appropriate.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明によれば、電子部品のリード
を接続するボンディングパッドを、各々が互いにコンタ
クト用のヴィアホールによって接続された複数のパッド
部と、これらパッド部のうち相隣る2つのパッド部間に
介装された絶縁膜とからなるポンディングバンド層によ
って構成したので、配線層上の電子部品を取り外す場合
に一個のパッド部が他のパッドから剥離しても、これら
パッド部に電子部品のリードを接続することができる。
As explained above, according to the present invention, bonding pads for connecting leads of electronic components are formed by a plurality of pad portions each connected to each other by via holes for contact, and two adjacent pad portions among these pad portions. Since the structure is composed of a bonding band layer consisting of an insulating film interposed between pad parts, even if one pad part is peeled off from another pad part when removing electronic components on the wiring layer, these pad parts will not be damaged. You can connect the leads of electronic components.

したがって、配線層に対して電子部品を再度取り付ける
ことができるから、電子部品の再搭載時に従来必要とし
た新規の多層配線基板が不要になり、コストの低廉化を
図ることができる。
Therefore, since the electronic component can be reattached to the wiring layer, a new multilayer wiring board that is conventionally required when remounting the electronic component is no longer necessary, and costs can be reduced.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明に係る多層配線基板を示す断面図、第2
図は同じく本発明における多層配線基板上の電子部品を
取り外した状態を示す断面図、第3図は従来の多層配線
基板を示す断面図である。 1・・・・配線層、6・・・・電子部品、7・・・・リ
ード、11・・・・ボンディングパッド、12・・・・
ヴィアホール、13・・・・パッド部、14・・・・絶
縁膜。 特許出願人  日本電気株式会社
FIG. 1 is a sectional view showing a multilayer wiring board according to the present invention, and FIG.
The figure is a cross-sectional view showing a state in which electronic components are removed from a multilayer wiring board according to the present invention, and FIG. 3 is a cross-sectional view showing a conventional multilayer wiring board. 1... Wiring layer, 6... Electronic component, 7... Lead, 11... Bonding pad, 12...
Via hole, 13... Pad portion, 14... Insulating film. Patent applicant: NEC Corporation

Claims (1)

【特許請求の範囲】[Claims] 電子部品のリードを接続するボンディングパッドをその
上部に有する配線層を備えた多層配線基板において、前
記ボンディングパッドを、各々が互いにコンタクト用の
ヴィアホールによって接続された複数のパッド部と、こ
れらパッド部のうち相隣る2つのパッド部間に介装され
た絶縁膜とからなるボンディングパッド層によって構成
したことを特徴とする多層配線基板。
A multilayer wiring board including a wiring layer having bonding pads thereon for connecting leads of electronic components. A multilayer wiring board comprising a bonding pad layer comprising an insulating film interposed between two adjacent pad portions.
JP1009810A 1989-01-20 1989-01-20 Multilayer wiring board Expired - Fee Related JPH06101626B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1009810A JPH06101626B2 (en) 1989-01-20 1989-01-20 Multilayer wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1009810A JPH06101626B2 (en) 1989-01-20 1989-01-20 Multilayer wiring board

Publications (2)

Publication Number Publication Date
JPH02192197A true JPH02192197A (en) 1990-07-27
JPH06101626B2 JPH06101626B2 (en) 1994-12-12

Family

ID=11730526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1009810A Expired - Fee Related JPH06101626B2 (en) 1989-01-20 1989-01-20 Multilayer wiring board

Country Status (1)

Country Link
JP (1) JPH06101626B2 (en)

Also Published As

Publication number Publication date
JPH06101626B2 (en) 1994-12-12

Similar Documents

Publication Publication Date Title
EP0526133B1 (en) Polyimide multilayer wiring substrate and method for manufacturing the same
US5412539A (en) Multichip module with a mandrel-produced interconnecting decal
JPH04212494A (en) Manufacture of rigid/flexible printed circuit structure and multilayer flexible circuit board manufactured by this method
US5637834A (en) Multilayer circuit substrate and method for forming same
JP3653452B2 (en) WIRING CIRCUIT BOARD, ITS MANUFACTURING METHOD, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND ITS MANUFACTURING METHOD
JPH0636463B2 (en) Printed circuit board
JPH06334279A (en) Multilayer flexible electrical substrate
JPH06169177A (en) Wiring change circuit panel and method thereof
JPH03246993A (en) Mounting board
JP2005150730A (en) Highly wiring micro via substrate
JP3490303B2 (en) Semiconductor device package
JP2004063710A (en) Wiring board and electronic device, and method for manufacturing wiring board and electronic device
JP2001036246A (en) Wiring board and multilayer wiring board using the same
JPH02192197A (en) Multilayer interconnection board
TWI800782B (en) Circuit board structure and manufacturing method thereof
JP5221682B2 (en) Printed circuit board and manufacturing method thereof
JP2623980B2 (en) Manufacturing method of substrate with lead for semiconductor mounting
JPH0464199B2 (en)
JPH09237802A (en) Electronic components
JP2738232B2 (en) Printed board
US20020166697A1 (en) Circuit board construction
JP2008024941A (en) Semiconductor device
JPH0278253A (en) Multilayer plastic chip carrier
JPH03285382A (en) Printed wiring board
JP3987288B2 (en) Semiconductor element mounting structure and liquid crystal display device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees