JPH0221696A - Multilayer circuit board - Google Patents
Multilayer circuit boardInfo
- Publication number
- JPH0221696A JPH0221696A JP63170902A JP17090288A JPH0221696A JP H0221696 A JPH0221696 A JP H0221696A JP 63170902 A JP63170902 A JP 63170902A JP 17090288 A JP17090288 A JP 17090288A JP H0221696 A JPH0221696 A JP H0221696A
- Authority
- JP
- Japan
- Prior art keywords
- pads
- repair
- wiring
- pad
- repairing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0286—Programmable, customizable or modifiable circuits
- H05K1/0292—Programmable, customizable or modifiable circuits having a modifiable lay-out, i.e. adapted for engineering changes or repair
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、電子機器に用いられる多層配線基板に係り、
特に、回路変更をするのに好適な多層配線基板に関する
。[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a multilayer wiring board used in electronic equipment,
In particular, the present invention relates to a multilayer wiring board suitable for changing circuits.
従来までの設計変更用補修パッドは、日経サイエンス、
Voll 3. No9 (1983年)第20項に
記載のように、形状、及び、大きさが等しく格子上に規
則正しく並んだ構成をしている。Conventional repair pads for design changes are manufactured by Nikkei Science,
Vol 3. No. 9 (1983), Item 20, they have the same shape and size and are arranged regularly on a grid.
上記従来方法においては、各々の補修パッドへ補修布線
される数に違いがあることが予め判っている場合がある
にもかかわらず、布線の数によって、パッドの形状、及
び、大きさを変えないため、基板の有効面積を効率良く
使うという点が配慮されておらず、高密度実装化への妨
げになるという問題があった。In the conventional method described above, although it may be known in advance that there are differences in the number of repair wires to be laid on each repair pad, the shape and size of the pads are determined depending on the number of repair wires. Since this does not change, there is a problem in that no consideration is given to the efficient use of the effective area of the board, which hinders high-density packaging.
本発明の目的は、補修パッドへ補修布線する布線数によ
って、補修パッドの形状、及び、大きさを変えて、高密
度実装という問題を有効的に解消する多層配線基板を提
供することにある。An object of the present invention is to provide a multilayer wiring board that effectively solves the problem of high-density mounting by changing the shape and size of a repair pad depending on the number of repair wires to be wired to the repair pad. be.
上記に1的は、補修パッドに補修布線する布線数によっ
て、補修パッドの大きさを変えることにより達成される
。The first aspect of the above can be achieved by changing the size of the repair pad depending on the number of repair wires to be laid on the repair pad.
表面のパターンのうち、配線変更によって、内層パター
ンと切り離すための補修布線用パッドにおいて、あらか
じめ、補修パッドに布線する布線数に応じ、補修パッド
の大きさ変える。そのことによって、補修パッド、及び
1部品搭載パッドの高密度パターン化が実現され、高実
度実装ができる。Among the surface patterns, in the repair wiring pad for separating from the inner layer pattern by changing the wiring, the size of the repair pad is changed in advance according to the number of wiring to be laid on the repair pad. As a result, high-density patterning of repair pads and single-component mounting pads can be realized, and high-performance mounting can be achieved.
以下1本発明の一実施例を第1.第2.第3図において
説明する。An embodiment of the present invention will be described below. Second. This will be explained in FIG.
第3図は、設計変更用補修パッドを有する多層配線基板
の斜視図である0回路部品の端子3は、多層配線基板の
部品実装面1に形成されたりフローパッド4に半田付け
されている。リフローパッド4は、第1のスルホールを
介して、裏面側の補修パッド5に接続される。補修パッ
ド5は、第2のスルホールを介して、内層パターン11
と接続されており、第3のスルホール8bを介して1部
品実装面のランド10cと接続している。FIG. 3 is a perspective view of a multilayer wiring board having repair pads for design changes. Terminals 3 of circuit components are formed on the component mounting surface 1 of the multilayer wiring board or soldered to flow pads 4. The reflow pad 4 is connected to the repair pad 5 on the back side through the first through hole. The repair pad 5 is connected to the inner layer pattern 11 through the second through hole.
It is connected to the land 10c on the one component mounting surface via the third through hole 8b.
即ち1部品端子2は、スルホール7、補修パッド5.内
層パターン11を介して、部品実装面1のランド10c
に接続している。That is, the one-component terminal 2 includes a through hole 7, a repair pad 5. Land 10c on component mounting surface 1 via inner layer pattern 11
is connected to.
ここで、第2図は、従来の補修パッド部の平面図であり
、第1図は1本発明である補修パッド部の平面図である
。第1、及び、第2図の補修パッド部のスルホールは、
第3図の斜視図に示す様に、それぞれ、部品搭載面側の
りフローパッド4及び。Here, FIG. 2 is a plan view of a conventional repair pad section, and FIG. 1 is a plan view of a repair pad section according to the present invention. The through holes in the repair pad part in Figures 1 and 2 are as follows:
As shown in the perspective view of FIG. 3, there are glue flow pads 4 and 4 on the component mounting surface side, respectively.
4aに接続されている構造になっている。4a.
第2図に示す従来方法では、上列の一本布線用補修パッ
ドも、下列の二本布線用補修パッドも、補修布線される
布線数によらず全く同一の形状、及び、大きさをしてい
る。In the conventional method shown in FIG. 2, both the repair pad for single wiring in the upper row and the repair pad for double wiring in the lower row have exactly the same shape regardless of the number of wires to be repaired, and It's the size.
それに対して、第1図に示す本発明では、−本布線用補
修パッドと二本布線用補修パッドで、形状及び大きさが
異り、−本布線用の方が二本布線用補修パッドに比べ、
形状が小さく、かつ、高密度に配列している。それによ
り、基板表面の未使用領域が減り、従来よりも高密度な
実装を行うことが可能になる。In contrast, in the present invention shown in FIG. 1, - the repair pad for main wiring and the repair pad for double wiring are different in shape and size; Compared to repair pads for
They are small in shape and arranged in high density. This reduces the unused area on the board surface, making it possible to perform higher-density packaging than before.
本発明によれば、補修パッドに布線する数に応じ、補修
パッドの大きさを変えて、高密度高実装化を可能にする
。According to the present invention, the size of the repair pad is changed according to the number of wires to be wired on the repair pad, thereby making it possible to achieve high density and high packaging.
第1図は、本発明の一実施例の平面図、第2図は、従来
における配線変更用パターンの平面図。
第3図は、従来における配線変更用パターンの斜視図で
ある。
1・・・多層配線基板、2.2a・・・回路部品、3゜
3a・・・回路部品の端子、4・・・フリローパッド、
5゜5a・・・補修布線用パッド、6,6a、7,7a
・・・補修布線、8.8a、9.9a・・・スルホール
、10.10a、10b・・・ランド、11・・・内層
パターン。
t、 7a−9層a準某@ a、4a−’17o−
z(=I” et、 92.2λ−・QゴI:m
6.力、−9事唱不t1オ家旧ハードθ4・デ4
55υ−唖鋳pハ齋14,7よ、挿拷布庫必、7IL
スルホ−1しFIG. 1 is a plan view of an embodiment of the present invention, and FIG. 2 is a plan view of a conventional wiring change pattern. FIG. 3 is a perspective view of a conventional wiring change pattern. 1...Multilayer wiring board, 2.2a...Circuit component, 3゜3a...Terminal of circuit component, 4...Fri-low pad,
5゜5a... Pad for repair wiring, 6, 6a, 7, 7a
...Repair wiring, 8.8a, 9.9a...Through hole, 10.10a, 10b...Land, 11...Inner layer pattern. t, 7a-9th layer a semi-certain @ a, 4a-'17o-
z(=I"et, 92.2λ-・QgoI:m
6. Power, -9 thing chanting not t1 O family old hard θ4・de4
55υ-Music pha-sai 14,7, the insertion cloth must be stored, 7IL Sulho-1.
Claims (1)
れる布線数によって大きさが順次異なる回路変更用補修
パッドを有したことを特徴とする多層配線基板。1. 1. A multilayer wiring board, characterized in that the multilayer wiring board is provided with repair pads for circuit modification, the sizes of which vary depending on the number of wires to be repaired on the repair pad.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63170902A JPH0221696A (en) | 1988-07-11 | 1988-07-11 | Multilayer circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63170902A JPH0221696A (en) | 1988-07-11 | 1988-07-11 | Multilayer circuit board |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0221696A true JPH0221696A (en) | 1990-01-24 |
Family
ID=15913450
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63170902A Pending JPH0221696A (en) | 1988-07-11 | 1988-07-11 | Multilayer circuit board |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0221696A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5186613A (en) * | 1991-12-20 | 1993-02-16 | American Standard Inc. | Reverse phase and high discharge temperature protection in a scroll compressor |
| US5216292A (en) * | 1990-11-06 | 1993-06-01 | Mitsubishi Denki Kabushiki Kaisha | Pullup resistance control input circuit and output circuit |
| US5218242A (en) * | 1990-11-06 | 1993-06-08 | Mitsubishi Denki Kabushiki Kaisha | Pulldown resistance control input circuit and output circuit |
-
1988
- 1988-07-11 JP JP63170902A patent/JPH0221696A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5216292A (en) * | 1990-11-06 | 1993-06-01 | Mitsubishi Denki Kabushiki Kaisha | Pullup resistance control input circuit and output circuit |
| US5218242A (en) * | 1990-11-06 | 1993-06-08 | Mitsubishi Denki Kabushiki Kaisha | Pulldown resistance control input circuit and output circuit |
| US5186613A (en) * | 1991-12-20 | 1993-02-16 | American Standard Inc. | Reverse phase and high discharge temperature protection in a scroll compressor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5471090A (en) | Electronic structures having a joining geometry providing reduced capacitive loading | |
| KR100258263B1 (en) | ARRANGEMENT OF PADS AND THROUGH-HOLES FOR SEMICONDUCTOR PACKAGES | |
| CN1842248B (en) | Device and method for offset grid decoupling of ball grid array | |
| US5095407A (en) | Double-sided memory board | |
| MY125677A (en) | Multilayer printed circuit board | |
| US5608192A (en) | Multilayer thin-film wiring board | |
| US20020139571A1 (en) | Semiconductor device and process for fabricating the same | |
| JPH06181389A (en) | Multilayer printed-wiring board | |
| CN113747658A (en) | Printed circuit board connection of integrated circuits using two wiring layers | |
| JPH0221696A (en) | Multilayer circuit board | |
| US6484291B1 (en) | Library for storing pattern shape of connecting terminal and semiconductor circuit designed with different design rules | |
| JP3408590B2 (en) | Wiring structure of multilayer printed circuit board | |
| JPS60160641A (en) | Mounting of leadless package ic for board | |
| JPS5814626Y2 (en) | multilayer printed board | |
| JPH0697634A (en) | Printed wiring board for flip chip | |
| JP2541643B2 (en) | Multi-layer printed wiring board for double-sided mounting | |
| JPH1167396A (en) | Board with variable terminal pitch | |
| JPS6225437A (en) | Multilayer interconnection substrate | |
| JPS582091A (en) | Printed circuit board | |
| JPS582090A (en) | Printed board | |
| JPH03233991A (en) | Printed board | |
| JPS63501996A (en) | multilayer printed circuit board | |
| JPH0340482A (en) | Printed wiring board | |
| JPH03250788A (en) | Combined function mounting device | |
| JPS632149B2 (en) |