JPH02229444A - Removal of conductive line for plating from film carrier - Google Patents

Removal of conductive line for plating from film carrier

Info

Publication number
JPH02229444A
JPH02229444A JP5044789A JP5044789A JPH02229444A JP H02229444 A JPH02229444 A JP H02229444A JP 5044789 A JP5044789 A JP 5044789A JP 5044789 A JP5044789 A JP 5044789A JP H02229444 A JPH02229444 A JP H02229444A
Authority
JP
Japan
Prior art keywords
plating
conductive line
film carrier
film
wiring lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5044789A
Other languages
Japanese (ja)
Other versions
JPH0558661B2 (en
Inventor
Yoshio Suzuki
鈴木 美雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shindo Denshi Kogyo KK
Original Assignee
Shindo Denshi Kogyo KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shindo Denshi Kogyo KK filed Critical Shindo Denshi Kogyo KK
Priority to JP5044789A priority Critical patent/JPH02229444A/en
Publication of JPH02229444A publication Critical patent/JPH02229444A/en
Publication of JPH0558661B2 publication Critical patent/JPH0558661B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Wire Bonding (AREA)

Abstract

PURPOSE:To reduce the cost without a need of a metal mold and by eliminating a need of a stamping process and to eliminate a disadvantage regarding a layout of a circuit by a method wherein a cutout is formed, by using a cutter, at a connection part of a conductive line for plating use on a film carrier and each wiring lead of a circuit pattern and the conductive line for plating use is stripped off while the film carrier is being fed. CONSTITUTION:A film carrier 10 is drawn out from a reel 11; a cutout 15 is formed, by using a cutter 13, at a connection part 14 of a conductive line 4 for plating use and each wiring lead 2 of a circuit pattern; the part is cut completely or is made thin. After that, the film carrier 10 is drawn out from a reel 12 and is wound on a separate reel 16. While the film carrier 10 is being fed in a direction shown by an arrow, the conductive line 4 for plating use is stripped off. Thereby, the conductive line is separated at the cutout 15 and is cut from each wiring lead 2. While only the conductive line 4 for plating use is being stripped off one after another from a film substrate 1, it can be wound.

Description

【発明の詳細な説明】 産夏上旦■朋分互 この発明は,フィルム基板上に回路パターンを形成して
ICやLSI等を実装するフィルムキャリアに関する.
詳しくは、そのようなフイルムキャリアの製造工程にお
いて、回路パターンの各配線リードに接続してメッキ用
導電ラインを設ける゜ものがあるが,この発明は、その
メッキ用導電ラインをメッキ後に剥ぎ取るメッキ用導電
ライン除去方法に関する. I米立1皇 第6図は、フィルムキャリアを示す.図中符号1で示す
ものはフイルム基板であり、2はそのフィルム基板1上
で回路パターンを形成する各配線リード、3はその各配
線リード2のフィンガ部2a先端とボンデイングして該
フイルム基板1上に実装するIC−LSI等の電子部品
である.従来、この種のフィルムキャリアでは、特にフ
ィンガ部2a先端の酸化を防いでその部位における電気
抵抗の増大を防止し,ICボンディングの確実性を確保
するため、各配線リード2に金属メッキを行っていた.
金属メッキとしては、各配線リード2に,電流を流して
メッキを行う電解メッキと化学的にメッキを行う無電解
メッキとがあるが,信頼性の点から後者より前者の方が
有利である。そこで,従来のフイルムキャリアの中には
,電解メッキを行うべく,第6図に示すごとくフイルム
基板1の両側にその長さ方向にのばしてメッキ用導電ラ
イン4を形成してそれに各配線リード2を接続し,その
メッキ用導電ライン4を介してそれら配線リード2にそ
れぞれ電流を流すようにしたものがある. ところが、このような構成とすると、各メッキ用導電ラ
イン4に複数の配線リード2を接続するから、後にテス
ト電極2bを用いて電気テストを行うときシュートする
こととなる.それ故、シ五一トしないように、メッキ後
その電気テストを行う前に,メッキ用導電ライン4部分
を除去する必要があった。そして、従来はこれをプレス
による打ち抜きで行っていた. が  しようとする しかし、プレスによる打ち抜きでは、以下の問題点があ
った. 1)金型をつくらなければならない。
DETAILED DESCRIPTION OF THE INVENTION This invention relates to a film carrier on which a circuit pattern is formed on a film substrate and ICs, LSIs, etc. are mounted thereon.
Specifically, in the manufacturing process of such film carriers, conductive lines for plating are provided by connecting to each wiring lead of the circuit pattern, but the present invention provides a method for removing the conductive lines for plating after plating. Concerning a method for removing conductive lines. Figure 6 shows the film carrier. The reference numeral 1 in the figure is a film substrate, 2 is each wiring lead that forms a circuit pattern on the film substrate 1, and 3 is a film substrate 1 bonded to the tip of a finger portion 2a of each wiring lead 2. It is an electronic component such as IC-LSI that is mounted on the top. Conventionally, in this type of film carrier, each wiring lead 2 is plated with metal to prevent oxidation, especially at the tip of the finger portion 2a, to prevent an increase in electrical resistance at that part, and to ensure reliability of IC bonding. Ta.
Metal plating includes electrolytic plating, in which plating is performed by passing a current through each wiring lead 2, and electroless plating, in which plating is performed chemically.The former is more advantageous than the latter in terms of reliability. Therefore, in order to carry out electrolytic plating in some conventional film carriers, conductive lines 4 for plating are formed on both sides of the film substrate 1 in the length direction thereof, as shown in FIG. There is a device in which the wiring leads 2 are connected to each other, and a current is applied to each of the wiring leads 2 through the conductive line 4 for plating. However, with such a configuration, since a plurality of wiring leads 2 are connected to each conductive line 4 for plating, a shoot will be required later when an electrical test is performed using the test electrode 2b. Therefore, in order to avoid damage, it was necessary to remove the plating conductive line 4 portion after plating and before conducting the electrical test. Conventionally, this was done by punching with a press. However, punching with a press had the following problems. 1) A mold must be made.

2)打ち抜き工程が必要である。2) A punching process is required.

3)フィルム基板上に打ち抜きのための十分な余裕がな
ければならず、回路のレイアウト上不利である. ,そこで、この発明の目的は、フイルムキャリアのメッ
キ用導電ライン除去方法におけるそのような従来の問題
点を解消し,金型を必要とせず、打ち抜き工程を不要と
してコストダウンを図り,回路のレイアウト上も不利に
ならないようにすることにある. 占を 決するための手段 そのため、この発明によるフィルムキャリアのメッキ用
導電ライン除去方法は,たとえば以下の図示実施例に示
すとおり,フィルム基板1上に、回路パターンとともに
、そのフイルム基板1の長さ方向にのびるメッキ用導電
ライン4を形成するフィルムキャリア10を送り、その
フィルムキャリア10の、メッキ用導電ライン4と回路
パターンの各配線リード2との接続部分13に.カッタ
12で切れ目14を入れ、そのフィルムキャリア10を
送りながら、メッキ用導電ライン4を剥ぎ取ることを特
徴とする. 務一一■ そして,フィルム基板1の一端側からメッキ用導電ライ
ン4を剥がし、切れ目14で各配線り一ド2と分離し、
そのメッキ用導電ライン4のみを剥ぎ取る. 去一」L一匹 以下、図面を参照しつつ、この発明の一実施例につき説
明する。
3) There must be sufficient space on the film substrate for punching, which is disadvantageous in terms of circuit layout. Therefore, the purpose of this invention is to solve such conventional problems in the method for removing conductive lines for plating film carriers, to reduce costs by eliminating the need for molds and punching processes, and to improve circuit layout. The goal is to ensure that the upper management is not at a disadvantage. Therefore, the method for removing conductive lines for plating on a film carrier according to the present invention is to remove conductive lines for plating on a film substrate 1 along with a circuit pattern in the longitudinal direction of the film substrate 1, for example, as shown in the illustrated embodiment below. A film carrier 10 forming a conductive line 4 for plating extending over the area is sent, and the film carrier 10 is connected to the connecting portion 13 between the conductive line 4 for plating and each wiring lead 2 of the circuit pattern. The feature is that a cut 14 is made with a cutter 12, and the conductive line 4 for plating is peeled off while the film carrier 10 is being fed. ■ Then, peel off the conductive line 4 for plating from one end side of the film substrate 1, separate it from each wiring line 2 at the cut 14,
Peel off only the conductive line 4 for plating. Hereinafter, one embodiment of the present invention will be described with reference to the drawings.

第5図には,第6図に示すフィルムキャリアの部分拡大
平面図を示す.図中符号1がフィルム基板であり、その
上に回路パターンとメッキ用導電ライン4とを形成する
.そして、メッキ用導電ライン4をフィルム基板1の図
中矢示する長さ方向にのばし,それに回路パターンの各
配線リード2を接続してなる.図中符号5は、フィルム
基板1の側縁に一定間隔置きにあけるスプロケット孔で
ある. しかして,このメッキ用導電ライン4を用いて電解メッ
キを行い,各配線リード2に電流を流して金属メッキを
施す.その後、この発明による除去方法を用い、メッキ
用導電ライン4を剥ぎ取るものである。
Figure 5 shows a partially enlarged plan view of the film carrier shown in Figure 6. Reference numeral 1 in the figure is a film substrate, on which a circuit pattern and conductive lines 4 for plating are formed. Then, a conductive line 4 for plating is extended in the length direction shown by the arrow in the figure of the film substrate 1, and each wiring lead 2 of the circuit pattern is connected to it. Reference numeral 5 in the figure indicates sprocket holes formed at regular intervals on the side edge of the film substrate 1. Electrolytic plating is then performed using this conductive line 4 for plating, and a current is passed through each wiring lead 2 to apply metal plating. Thereafter, the plating conductive line 4 is stripped off using the removal method according to the present invention.

すなわち,この発明によるメッキ用導電ライン除去方法
では、まず第1図に示すように、フィルムキャリア10
をリール11から繰り出し、別のリール12で巻き取る
ようにし,該フィルムキャリア10を図中矢示方向に送
る。そして,このとき力ツタ13を用い、メッキ用導電
ライン4と回路パターンの各配線リード2との接続部分
14(第5図参照)に,第2図に示すような切れ口15
を入れ、その間を完全に切断するか、またはその間を薄
くする.その後、第3図に示すようにフィルムキャリア
10をリール12から繰り出し、別のりール16で巻き
取るようにし、フィルムキャリア10を図中矢示方向に
送りながら、メッキ用導電ライン4を剥がす.すると、
切れ口15で分離して各配線リード2と切り離し,その
メッキ用導電ライン4のみをフィルム基・板1上から順
次剥がしながら巻き取ることができる. なお、カッタとしては、第1図に示すカッタ12に代え
、たとえば第4図に示すように回転する回転力ツタを使
用することもできる。
That is, in the method for removing conductive lines for plating according to the present invention, first, as shown in FIG.
is let out from a reel 11, wound up on another reel 12, and the film carrier 10 is sent in the direction of the arrow in the figure. At this time, using a power ivy 13, cut a cut 15 as shown in FIG.
, and either cut the gap completely or make the gap thinner. Thereafter, as shown in FIG. 3, the film carrier 10 is unwound from the reel 12 and wound on another reel 16, and the conductive line 4 for plating is peeled off while the film carrier 10 is being fed in the direction of the arrow in the figure. Then,
It can be separated at the cut 15 and separated from each wiring lead 2, and only the conductive line 4 for plating can be sequentially peeled off from the film substrate/board 1 and rolled up. In addition, as a cutter, instead of the cutter 12 shown in FIG. 1, for example, a rotating power ivy as shown in FIG. 4 may be used.

1更立羞米 したがって、この発明によれば、次の効果がある. 1)金型が不要となるから経済的である.2)手数のか
かる打ち抜き工程をなくすことができ、経済的である. 3)打ち抜きを行わないから、回路のレイアウトに余裕
ができ,回路パターンの配置構成が容易となる.
Therefore, according to this invention, there are the following effects. 1) It is economical because no mold is required. 2) It is economical as it eliminates the time-consuming punching process. 3) Since no punching is required, there is more leeway in the circuit layout, making it easier to arrange and configure the circuit patterns.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの発明の一実施例で、メッキ用導電ラインと
各配線リードとの接続部分に切れ目を入れる工程の説明
図、第2図はその切れ目を示すフィルムキャリアの断面
図、第3図はメッキ用導電ラインを剥がす工程の説明斜
視図、第4図は切れ目を入れるカッタの他の例を示す図
,第5図はフィルムキャリアの部分拡大平面図、 ルムキャリアの部分平面図である. 1・・・・・・・・・フィルム基板 2・・・・・・・・・配線リード 4・・・・・・・・・メッキ用導電ライン10・・・・
・・・・・フィルムキャリア13・・・・・・・・・カ
ッタ 14・・・・・・・・・接続部分 15・・・・・・・・・切れ目 第6図はフィ
Fig. 1 is an explanatory diagram of an embodiment of the present invention, showing the process of making cuts in the connecting parts between the conductive line for plating and each wiring lead, Fig. 2 is a cross-sectional view of the film carrier showing the cuts, and Fig. 3 Figure 4 is a perspective view illustrating the process of peeling off conductive lines for plating, Figure 4 is a diagram showing another example of a cutter for making cuts, Figure 5 is a partially enlarged plan view of a film carrier, and a partial plan view of a lum carrier. 1... Film board 2... Wiring lead 4... Conductive line for plating 10...
......Film carrier 13...Cutter 14...Connection part 15...The cuts in Fig. 6 are

Claims (1)

【特許請求の範囲】 フィルム基板上に、回路パターンとともに、そのフィル
ム基板の長さ方向にのびるメッキ用導電ラインを形成す
るフィルムキャリアを送るとともに、 そのフィルムキャリアの、前記メッキ用導電ラインと前
記回路パターンの各配線リードとの接続部分に、カッタ
で切れ目を入れ、 そのフィルムキャリアを送りながら、前記メッキ用導電
ラインを剥ぎ取る、 フィルムキャリアのメッキ用導電ライン除去方法。
[Claims] A film carrier that forms a conductive line for plating extending in the length direction of the film substrate together with a circuit pattern is sent onto the film substrate, and the conductive line for plating and the circuit of the film carrier are A method for removing a conductive line for plating on a film carrier, comprising making a cut with a cutter at the connection part with each wiring lead of the pattern, and peeling off the conductive line for plating while feeding the film carrier.
JP5044789A 1989-03-02 1989-03-02 Removal of conductive line for plating from film carrier Granted JPH02229444A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5044789A JPH02229444A (en) 1989-03-02 1989-03-02 Removal of conductive line for plating from film carrier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5044789A JPH02229444A (en) 1989-03-02 1989-03-02 Removal of conductive line for plating from film carrier

Publications (2)

Publication Number Publication Date
JPH02229444A true JPH02229444A (en) 1990-09-12
JPH0558661B2 JPH0558661B2 (en) 1993-08-27

Family

ID=12859118

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5044789A Granted JPH02229444A (en) 1989-03-02 1989-03-02 Removal of conductive line for plating from film carrier

Country Status (1)

Country Link
JP (1) JPH02229444A (en)

Also Published As

Publication number Publication date
JPH0558661B2 (en) 1993-08-27

Similar Documents

Publication Publication Date Title
US4944850A (en) Tape automated bonded (tab) circuit and method for making the same
EP0359775A1 (en) Process for providing an improved electroplated tape automated bonding tape and the product produced thereby
US6548766B2 (en) Printed wiring board for attachment to a socket connector, having recesses and conductive tabs
JPH02229444A (en) Removal of conductive line for plating from film carrier
JPH0312791B2 (en)
JP3704651B2 (en) Printed wiring board and manufacturing method thereof
JPH0466385B2 (en)
JP3550491B2 (en) Inner lead tip thinning prevention pattern
JP2987182B2 (en) Printed wiring board
JP3095857B2 (en) Substrate for mounting electronic components
JPS5892291A (en) Method of producing printed circuit board
JP2003318232A (en) Carrier tape and manufacturing method of tape carrier package
JPH07245451A (en) Bending method of flexible printed wiring board
JP3451828B2 (en) Flat cable continuum and its mounting method
JPH03250691A (en) Terminal plating of card edge connector mounting board
KR20030027757A (en) Film substrate, semiconductor device, method of manufacturing film substrate, and method of manufacturing circuit board having semiconductor device
JPH0219978Y2 (en)
JP2637369B2 (en) Electronic component taping method
JPH087649Y2 (en) Printed wiring board
JPS6223478B2 (en)
JP2000332065A (en) Two-metal tape carrier package and method of manufacturing the same
JPH04239794A (en) Fabrication of circit board
JPS5879795A (en) Method of producing printed circuit board
JPH05218598A (en) Printed-wiring board
JPH05327184A (en) Manufacture of board on which electronic components are mounted