JPH02265277A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH02265277A
JPH02265277A JP1087511A JP8751189A JPH02265277A JP H02265277 A JPH02265277 A JP H02265277A JP 1087511 A JP1087511 A JP 1087511A JP 8751189 A JP8751189 A JP 8751189A JP H02265277 A JPH02265277 A JP H02265277A
Authority
JP
Japan
Prior art keywords
oxide film
region
concentration impurity
semiconductor device
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1087511A
Other languages
Japanese (ja)
Inventor
Ami Oosawa
大澤 亜美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1087511A priority Critical patent/JPH02265277A/en
Publication of JPH02265277A publication Critical patent/JPH02265277A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • H10D62/151Source or drain regions of field-effect devices of IGFETs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/601Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/603Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置に関”し、特にオフセットゲート型
のMO8I−ランジスタの構造に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a semiconductor device, and particularly to the structure of an offset gate type MO8I transistor.

〔従来の技術〕[Conventional technology]

従来のオフセットゲート型の構造をもつ高耐圧。 High withstand voltage with conventional offset gate type structure.

MOSトランジスタ(以下オフセットMOSと記す)で
は、ソース、ドレイン間に200■以上の高耐圧を実現
するために、オフセット部の表面付近のみに、低濃度の
不純物を導入してドレイン領域を構成していた。以下第
2図を用いて説明する。
In a MOS transistor (hereinafter referred to as offset MOS), in order to achieve a high breakdown voltage of 200μ or more between the source and drain, a low concentration of impurity is introduced only near the surface of the offset part to form the drain region. Ta. This will be explained below using FIG. 2.

第2図は、従来のP型オフセットMO8の縦断面図であ
る6 N−型エピタキシャル層1上にはソース電極2、ゲート
電極3.ドレイン電極4が形成されており、ドレイン電
極4とゲート酸化膜8との間のフィールド酸化Jl(1
(Si02)5の下の表面付近には、オフセット部を構
成するためのP−型拡散領域6が形成され、P型拡散層
7AとP+型コンタクト領域4Aと共にドレイン領域を
構成している。
FIG. 2 is a vertical cross-sectional view of a conventional P-type offset MO 8. On the N-type epitaxial layer 1, there is a source electrode 2, a gate electrode 3. A drain electrode 4 is formed, and field oxidation Jl(1) is formed between the drain electrode 4 and the gate oxide film 8.
A P- type diffusion region 6 for forming an offset portion is formed near the surface below the (Si02) 5, and forms a drain region together with the P-type diffusion layer 7A and the P+ type contact region 4A.

この構造において、P−型拡散領域6は非常に低濃度な
ため、完全に空乏化し、200V以上の高耐圧が実現出
来る。
In this structure, since the P- type diffusion region 6 has a very low concentration, it is completely depleted and a high breakdown voltage of 200V or more can be achieved.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のオフセットMO3は、200V以上の高
耐圧を実現する場合も、50V〜150V程度の比較的
低い耐圧を実現する場合も、同じ製造工程数を要すると
いう欠点がある。
The above-described conventional offset MO3 has a drawback in that the same number of manufacturing steps are required whether a high breakdown voltage of 200V or more is achieved or a relatively low breakdown voltage of about 50V to 150V is achieved.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の半導体装置は、ゲート酸化膜とドレイン電極と
の間に厚い絶縁膜が形成された半導体装置において、ド
レイン領域は前記ドレイン電極に接する高濃度不純物領
域と、該高濃度不純物領域に接し前記厚い絶縁膜下を前
記ゲート酸化膜の端部まで拡がる低濃度不純物領域とか
ら構成されているものである。
In the semiconductor device of the present invention, in the semiconductor device in which a thick insulating film is formed between a gate oxide film and a drain electrode, the drain region has a high concentration impurity region in contact with the drain electrode and a high concentration impurity region in contact with the high concentration impurity region. A low concentration impurity region extends under a thick insulating film to the edge of the gate oxide film.

〔実施例〕〔Example〕

次に、本発明の実施例について図面を参照して説明する
Next, embodiments of the present invention will be described with reference to the drawings.

第1図は本発明の一実施例の断面図である。FIG. 1 is a sectional view of an embodiment of the present invention.

N−型エピタキシャルN1上には、ゲート酸化膜8を介
して形成されたゲート電極3と、P+型ソース領域9に
接続するソース電極2と、P+型コンタクト領域4Aに
接続するドレイン電極4とが設けられており、ゲート酸
化膜8とドレイン電極4との間には厚いフィールド酸化
膜5が形成されている。
A gate electrode 3 formed through a gate oxide film 8, a source electrode 2 connected to a P+ type source region 9, and a drain electrode 4 connected to a P+ type contact region 4A are formed on the N− type epitaxial layer N1. A thick field oxide film 5 is formed between the gate oxide film 8 and the drain electrode 4 .

そしてドレイン領域は、P′型コンタクト領域4Aとゲ
ート酸化膜8とドレイン電極4間のフィールド酸化膜5
の下部をゲート酸化膜8の端部まで拡がるP型拡散領域
7とから構成されている。
The drain region includes a P' type contact region 4A, a field oxide film 5 between the gate oxide film 8 and the drain electrode 4.
A P-type diffusion region 7 extends below the gate oxide film 8 to the end of the gate oxide film 8.

このように構成された本実施例によれば、50〜150
V程度の耐圧を有すMOSトランジスタを実現する場合
、第2図で示した従来例におけるP−型拡散領域を除く
ことができるので、それだけ工程を削減することができ
る。
According to this embodiment configured in this way, 50 to 150
When realizing a MOS transistor having a withstand voltage of about V, the P- type diffusion region in the conventional example shown in FIG. 2 can be removed, so the number of steps can be reduced accordingly.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、ドレイン領域を、ドレイ
ン電極に接する高濃度不純物領域とこの高濃度不純物領
域に接し厚い絶縁膜下をゲート酸化膜の端部誹で拡がる
低濃度不純物領域とから構成することにより、比較的低
い耐圧の半導体装置を形成する場合の工程を削減できる
という効果がある。
As explained above, in the present invention, the drain region is composed of a high concentration impurity region in contact with the drain electrode and a low concentration impurity region in contact with the high concentration impurity region and extending under a thick insulating film by dipping the edge of the gate oxide film. This has the effect of reducing the number of steps required to form a semiconductor device with a relatively low breakdown voltage.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例の断面図、第2図は従来例の
断面図である。 1・・・N−型エピタキシャル層、2・・・ソース電極
、3・・・ゲート電極、4・・・ドレイン電極、4A・
・・P+型コンタクト領域、5・・・フィールド酸化膜
、6・・・p−型拡散領域、7,7A・・・P型拡散領
域、8・・・ゲート酸化膜、9・・・P+型ソース領域
。 1 圓
FIG. 1 is a sectional view of one embodiment of the present invention, and FIG. 2 is a sectional view of a conventional example. DESCRIPTION OF SYMBOLS 1... N-type epitaxial layer, 2... Source electrode, 3... Gate electrode, 4... Drain electrode, 4A.
... P+ type contact region, 5... Field oxide film, 6... P- type diffusion region, 7, 7A... P type diffusion region, 8... Gate oxide film, 9... P+ type source area. 1 circle

Claims (1)

【特許請求の範囲】[Claims] ゲート酸化膜とドレイン電極との間に厚い絶縁膜が形成
された半導体装置において、ドレイン領域は前記ドレイ
ン電極に接する高濃度不純物領域と、該高濃度不純物領
域に接し前記厚い絶縁膜下を前記ゲート酸化膜の端部ま
で拡がる低濃度不純物領域とから構成されていることを
特徴とする半導体装置。
In a semiconductor device in which a thick insulating film is formed between a gate oxide film and a drain electrode, the drain region includes a high concentration impurity region in contact with the drain electrode and a high concentration impurity region in contact with the high concentration impurity region under the thick insulating film. A semiconductor device comprising a low concentration impurity region extending to an end of an oxide film.
JP1087511A 1989-04-05 1989-04-05 Semiconductor device Pending JPH02265277A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1087511A JPH02265277A (en) 1989-04-05 1989-04-05 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1087511A JPH02265277A (en) 1989-04-05 1989-04-05 Semiconductor device

Publications (1)

Publication Number Publication Date
JPH02265277A true JPH02265277A (en) 1990-10-30

Family

ID=13917011

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1087511A Pending JPH02265277A (en) 1989-04-05 1989-04-05 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH02265277A (en)

Similar Documents

Publication Publication Date Title
JP2002158348A (en) Semiconductor device
JPH0216751A (en) High breakdown strength semiconductor element
JPH04152536A (en) Manufacture of mis semiconductor device
JPH02265277A (en) Semiconductor device
JPH04125972A (en) Mos semiconductor element and manufacture thereof
JP3121723B2 (en) Semiconductor device
JPH04241463A (en) Semiconductor device
JP2005136116A (en) Semiconductor device and manufacturing method thereof
JP3330762B2 (en) MOS transistor
JPS63177566A (en) Field-effect transistor
JPH0228937A (en) Semiconductor device
JPS6223170A (en) Manufacturing method of vertical field effect transistor for power use
JPH01152671A (en) Vertical type insulating gate transistor
JPH01286367A (en) vertical field effect transistor
JPH05275703A (en) Semiconductor device and its manufacture
JPH07131010A (en) Semiconductor integrated circuit
JPH01258473A (en) Manufacture of conductivity modulation type mosfet
JPS60154662A (en) MOS type semiconductor device
JPH01103864A (en) Semiconductor device
JPH04107866A (en) Semiconductor device
JPS61170068A (en) Mos transistor
JPH05235347A (en) Semiconductor device
JPS61251083A (en) semiconductor equipment
JPS59211272A (en) High voltage semiconductor device
JPH01165167A (en) Semiconductor device