JPH02267706A - Write circuit for magnetic storage device - Google Patents
Write circuit for magnetic storage deviceInfo
- Publication number
- JPH02267706A JPH02267706A JP8861289A JP8861289A JPH02267706A JP H02267706 A JPH02267706 A JP H02267706A JP 8861289 A JP8861289 A JP 8861289A JP 8861289 A JP8861289 A JP 8861289A JP H02267706 A JPH02267706 A JP H02267706A
- Authority
- JP
- Japan
- Prior art keywords
- write
- abnormality
- control signal
- signal
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005856 abnormality Effects 0.000 claims abstract description 32
- 238000001514 detection method Methods 0.000 claims description 12
- 238000012544 monitoring process Methods 0.000 claims description 8
- 230000002159 abnormal effect Effects 0.000 abstract description 7
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Digital Magnetic Recording (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は磁気記憶装置の書込回路に関し、特に不意の電
源切断事故に対する対応策を施しな書込回路に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a write circuit for a magnetic storage device, and particularly to a write circuit that does not take countermeasures against unexpected power cut-off accidents.
従来の磁気記憶装置の書込回路は、第2図に示すように
、書込制御手段10.書込手段20.磁気ヘッド30及
び電圧検出手段50によって構成されており、上位装置
(制御装置等)から送出されたライト・データ信号10
1は書込手段20に入力され、ライト・イネーブル信号
102は書込制御手段1θへそれぞれ入力されている。As shown in FIG. 2, a write circuit of a conventional magnetic storage device includes write control means 10. Writing means 20. It is composed of a magnetic head 30 and a voltage detection means 50, and receives a write data signal 10 sent from a host device (control device, etc.)
1 is input to the write means 20, and the write enable signal 102 is input to the write control means 1θ.
また、書込制御手段lOの出力は書込手段20へ送出さ
れ、書込手段20の出力は磁気ヘッド30に送出されて
いる。更に、電源+v1の電圧の異常を検出する電圧検
出手段50の出力は書込制御手段IOへ送出されている
。このような回路構成を有する書込回路の動作は、電源
+v1が正常な場合は、電圧検出手段50の出力である
出力制御信号111が書込制御手段10を動作可能状態
とし、電源子V1の電圧が何らかの原因で異常に低下し
たり、あるいは切断された場合は、出力制御信号Ill
が書込制御手段10を動作不能状態とする。次に、電源
子V1が正常で、且つ、書込制御手段lOが動作可能状
態の場合、ライト・イネーブル信号102がアクティブ
になることによって書込制御手段IOの出力である書込
制御信号103が書込手段20を作動状態にし、ライト
・データ信号+01に従って磁気ヘッド30に書込電流
104105を供給する。また、電源子■1が異常で、
且つ、書込制御手段IOが動作不能状態の場合は、ライ
ト・イネーブル信号102の状態には関係なく書込制御
信号103が書込手段20を非作動状態にするため、磁
気ヘッド30に対して書込電流104105は供給され
ない。Further, the output of the write control means 1O is sent to the write means 20, and the output of the write means 20 is sent to the magnetic head 30. Furthermore, the output of the voltage detection means 50 for detecting an abnormality in the voltage of the power supply +v1 is sent to the write control means IO. The operation of the write circuit having such a circuit configuration is such that when the power supply +v1 is normal, the output control signal 111, which is the output of the voltage detection means 50, makes the write control means 10 operational, and the power supply V1 is turned on. If the voltage drops abnormally or is disconnected for some reason, the output control signal Ill
makes the write control means 10 inoperable. Next, when the power supply V1 is normal and the write control means IO is in an operable state, the write enable signal 102 becomes active, so that the write control signal 103, which is the output of the write control means IO, is activated. The writing means 20 is activated and a write current 104105 is supplied to the magnetic head 30 in accordance with the write data signal +01. Also, power supply ■1 is abnormal.
In addition, when the write control means IO is in an inoperable state, the write control signal 103 makes the write means 20 in an inoperable state regardless of the state of the write enable signal 102, so that the magnetic head 30 is not operated. Write current 104105 is not supplied.
上述した従来の磁気記憶装置の書込回路では、電源子V
1の電圧異常に対しては対応策が施されているが、書込
手段20に供給される電源−V2電源十V3の電圧異常
に対しては何ら対応策が施されていないため、電源−V
2、又は電源+V3の電圧が異常に低下したり、切断し
た場合、磁気ヘッド30に供給される書込電流104.
105も異常となり、磁気記憶手段(例えば、磁気ディ
スク装置、磁気テープ装置等、図示せず)への記録が正
常にできなくなるという欠点がある。更に、電源の異常
時に書込動作の停止を行うのみて、上位装置へ通知しな
いため、書込動作が正常に終了したのか、あるいは異常
終了であったのか不明であり、データの復旧作業を迅速
に行うことができなという欠点がある。In the write circuit of the conventional magnetic storage device described above, the power supply V
Countermeasures have been taken against the voltage abnormality of power supply 1, but no countermeasures have been taken against the voltage abnormality of power supply -V2 and power supply V3 supplied to the writing means 20. V
2, or when the voltage of the power supply +V3 abnormally drops or is disconnected, the write current 104.2 supplied to the magnetic head 30.
105 also becomes abnormal, and there is a drawback that recording to a magnetic storage means (for example, a magnetic disk device, a magnetic tape device, etc., not shown) cannot be performed normally. Furthermore, since the write operation is only stopped in the event of a power failure and the higher-level device is not notified, it is unclear whether the write operation ended normally or abnormally, making it difficult to quickly recover data. The disadvantage is that it cannot be done.
本発明は、第一、及び第二の電源からそれぞれ正、及び
負の電圧を供給されてライト・イネーブル信号を入力し
、且つ、書込制御信号を出力する書込制御手段と、前記
第一の電源に接続され、前記第一の電源の電圧が低下、
又は切断したとき、前記書込制御手段に対して前記書込
制御信号の出力を阻止する第一の出力制御信号を送出す
る第一の電圧検出手段と、前記第二の電源、及びデータ
の書込みを行う磁気ヘッドを介して接続された第三の電
源からそれぞれ負、及び正の電圧を供給されてライト・
データ信号、及び前記書込制御信号を入力し、且つ、前
記磁気ヘッドに対して書込電流を供給する書込手段とを
備えた磁気記憶装置の書込回路において、前記第二の電
源、及び前記第三の電源に接続され、前記第二の電源、
又は、前記第三の電源の電圧が低下、又は切断したとき
、前記書込手段に対して前記書込電流を供給を阻止する
第二の出力制御信号を送出する第二の電圧検出手段と、
前記磁気ヘッドに接続されて前記書込手段から供給され
る前記書込電流を監視し、且つ、前記書込電流に異常の
発生した場合は前記書込制御手段に対して前記書込制御
信号の出力を阻止する書異常信号を出力する異常監視手
段とを有している。The present invention also provides a write control means that is supplied with positive and negative voltages from a first power source and a second power source, respectively, inputs a write enable signal, and outputs a write control signal; connected to a power source, the voltage of the first power source decreases,
or a first voltage detection means that sends a first output control signal that prevents output of the write control signal to the write control means when disconnected, the second power supply, and data writing; The magnetic head is supplied with negative and positive voltages respectively from a third power supply connected through the magnetic head.
A write circuit for a magnetic storage device comprising a write means for inputting a data signal and the write control signal and supplying a write current to the magnetic head, the second power supply; the second power source connected to the third power source;
or a second voltage detection means that sends a second output control signal to block the supply of the write current to the write means when the voltage of the third power source is lowered or cut off;
The write current connected to the magnetic head and supplied from the write means is monitored, and if an abnormality occurs in the write current, the write control signal is sent to the write control means. and abnormality monitoring means for outputting a writing abnormality signal to prevent output.
次に、本発明について図面を参照して詳細に説明する。 Next, the present invention will be explained in detail with reference to the drawings.
第1図は本発明の一実施例を示すブロック図である。第
1図において、書込制御手段10. M送手段20及び
電圧検出手段5θは第2図に示した従来の書込回路と同
様の構成であり、本実施例においては、これに加えて電
源−■2、及び電源+V3の電圧の異常を検出する電圧
検出手段60が書込手段20と接続され、書込手段20
の出力は磁気ヘッド3゜の書込電流104,105の異
常を検出する異常監視手段40と接続されている。また
、異常監視手段4oの出力は書込制御手段IOに接続さ
れている。FIG. 1 is a block diagram showing one embodiment of the present invention. In FIG. 1, write control means 10. The M sending means 20 and the voltage detecting means 5θ have the same structure as the conventional writing circuit shown in FIG. A voltage detection means 60 for detecting the voltage is connected to the writing means 20, and the writing means 20
The output of is connected to an abnormality monitoring means 40 for detecting an abnormality in the write currents 104 and 105 of the magnetic head 3°. Further, the output of the abnormality monitoring means 4o is connected to the write control means IO.
次に、本実施例の動作について説明する。電源子V1.
電源−V2及び電源子V3の電圧が全て正常な場合は電
圧検出手段50.60からそれぞれ送出された出力制御
信号111.112が書込制御手段10及び書込手段2
0を動作可能の状態にする。ここで、上位装置から送ら
れるライト・イネーブル信号102がアクティブになる
と、書込制御手段10から書込手段20へ送出される書
込制御信号103で書込手段20は作動状態になる。書
込手段20は上位装置から送られるライト・データ信号
101に従って磁気ヘッド30に書込電流104,10
5を供給する。このとき、異常監視手段40の出力であ
る書込異常信号110は書込電流104 、105が正
常に供給されているため、書込制御手段lOを動作可能
状態に保持している。また、電源子v1の電圧に異常を
きなした場合、電圧検出手段50の出力である出力制御
信号111が書込制御手段10を動作不能状態にする。Next, the operation of this embodiment will be explained. Power supply V1.
When the voltages of the power source -V2 and the power source V3 are all normal, the output control signals 111 and 112 sent from the voltage detection means 50 and 60 respectively are the write control means 10 and the write means 2.
Make 0 operational. Here, when the write enable signal 102 sent from the host device becomes active, the write control signal 103 sent from the write control means 10 to the write means 20 causes the write means 20 to be activated. The writing means 20 applies write currents 104, 10 to the magnetic head 30 according to the write data signal 101 sent from the host device.
Supply 5. At this time, the write abnormality signal 110, which is the output of the abnormality monitoring means 40, maintains the write control means IO in an operable state since the write currents 104 and 105 are normally supplied. Further, when the voltage of the power supply element v1 becomes abnormal, the output control signal 111 which is the output of the voltage detection means 50 makes the write control means 10 inoperable.
この場合はライト・イネーブル信号102の状態に関係
なく書込制御信号103が書込手段20を非作動状態に
するため、磁気ヘッド30には書込電流104105は
供給されない。このため書込手段20の出力であるヘッ
ド30の書込電流104,105と接続されている異常
監視手段40は(書込電流異常)と判断して書込異常信
号110を送出し、書込制御手段10を動作不能状態に
すると共に、上位装置に対して書込回路の異常を通知す
る。更に、電源−V2、又は電源子V3の電圧に異常を
きなした場合は、電圧検出手段60が出力制御信号11
2を送出して書込手段20を非動作状態にする。この場
合、ライト・イネーブル信号102がアクティブになる
と書込制御信号103もアクティブになるが、書込手段
20は既に非動作状態であるため、磁気ヘッド30に対
する書込電流104.105は供給されない。また、前
述と同様に異常監視手段40は書込異常信号+10を送
出して書込制御手段10を動作不能状態にすると共に、
上位装置に対して書込回路の異常を通知する。In this case, the write control signal 103 makes the writing means 20 inactive regardless of the state of the write enable signal 102, so the write current 104105 is not supplied to the magnetic head 30. Therefore, the abnormality monitoring means 40 connected to the write currents 104 and 105 of the head 30, which are the outputs of the writing means 20, determines that there is a write current abnormality, sends out a write abnormality signal 110, and writes The control means 10 is rendered inoperable, and the host device is notified of the abnormality in the write circuit. Further, when an abnormality occurs in the voltage of the power supply -V2 or the power supply terminal V3, the voltage detection means 60 outputs the output control signal 11.
2 to make the writing means 20 inactive. In this case, when the write enable signal 102 becomes active, the write control signal 103 also becomes active, but since the writing means 20 is already in an inactive state, no write current 104, 105 is supplied to the magnetic head 30. Further, in the same manner as described above, the abnormality monitoring means 40 sends out a write abnormality signal +10 to make the write control means 10 inoperable, and
Notifies the host device of an abnormality in the write circuit.
以上説明したように本発明の磁気記憶装置の書込回路に
よれば、書込制御手段及び書込手段の電源電圧の異常な
低下や切断を検出する手段を備え、これらの電源の異常
時において、ライト・イネーブル信号に無関係に書込手
段を非動作状態にさせることができるので、書込回路に
供給されてlO・・・書込制御手段、20・・・書込手
段、30・・・磁気ヘッド、40・・・異常監視手段、
50.60・・・電圧検出手段。As explained above, according to the write circuit of the magnetic storage device of the present invention, the write control means and the means for detecting an abnormal drop or disconnection of the power supply voltage of the write means are provided, and when there is an abnormality in these power supplies, , the write means can be made inactive irrespective of the write enable signal, so that the write circuit is supplied with lO... write control means, 20... write means, 30... Magnetic head, 40... Abnormality monitoring means,
50.60... Voltage detection means.
Claims (1)
供給されてライト・イネーブル信号を入力し、且つ、書
込制御信号を出力する書込制御手段と、前記第一の電源
に接続され、前記第一の電源の電圧が低下、又は切断し
たとき、前記書込制御手段に対して前記書込制御信号の
出力を阻止する第一の出力制御信号を送出する第一の電
圧検出手段と、前記第二の電源、及びデータの書込みを
行う磁気ヘッドを介して接続された第三の電源からそれ
ぞれ負、及び正の電圧を供給されてライト・データ信号
、及び前記書込制御信号を入力し、且つ、前記磁気ヘッ
ドに対して書込電流を供給する書込手段とを備えた磁気
記憶装置の書込回路において、前記第二の電源、及び前
記第三の電源に接続され、前記第二の電源、又は、前記
第三の電源の電圧が低下、又は切断したとき、前記書込
手段に対して前記書込電流を供給を阻止する第二の出力
制御信号を送出する第二の電圧検出手段と、前記磁気ヘ
ッドに接続されて前記書込手段から供給される前記書込
電流を監視し、且つ、前記書込電流に異常の発生した場
合は前記書込制御手段に対して前記書込制御信号の出力
を阻止する書異常信号を出力する異常監視手段とを備え
たことを特徴とする磁気記憶装置の書込回路。write control means that is supplied with positive and negative voltages from first and second power supplies, inputs a write enable signal, and outputs a write control signal, and is connected to the first power supply. a first voltage detection means for sending a first output control signal to the write control means to prevent output of the write control signal when the voltage of the first power source is lowered or cut off; Negative and positive voltages are respectively supplied from the second power supply and a third power supply connected via a magnetic head for writing data to generate the write data signal and the write control signal. a write circuit for a magnetic storage device, the write circuit being connected to the second power source and the third power source; a second output control signal that sends out a second output control signal that blocks supply of the write current to the write means when the voltage of the second power supply or the third power supply drops or is cut off; A voltage detection means is connected to the magnetic head and monitors the write current supplied from the write means, and when an abnormality occurs in the write current, the write control means detects the write current. 1. A write circuit for a magnetic storage device, comprising abnormality monitoring means for outputting a write abnormality signal that prevents output of a write control signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8861289A JPH02267706A (en) | 1989-04-07 | 1989-04-07 | Write circuit for magnetic storage device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8861289A JPH02267706A (en) | 1989-04-07 | 1989-04-07 | Write circuit for magnetic storage device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02267706A true JPH02267706A (en) | 1990-11-01 |
Family
ID=13947635
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8861289A Pending JPH02267706A (en) | 1989-04-07 | 1989-04-07 | Write circuit for magnetic storage device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02267706A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011129216A (en) * | 2009-12-18 | 2011-06-30 | Toshiba Corp | System for monitoring lsi supplying current to load |
-
1989
- 1989-04-07 JP JP8861289A patent/JPH02267706A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011129216A (en) * | 2009-12-18 | 2011-06-30 | Toshiba Corp | System for monitoring lsi supplying current to load |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02267706A (en) | Write circuit for magnetic storage device | |
| JP2821358B2 (en) | Tabletop | |
| JP3107104B2 (en) | Standby redundancy method | |
| US6141162A (en) | Magnetic recording device | |
| JPH04352259A (en) | Memory protection device for small-sized electronic equipment equipped with external power terminal | |
| JPS60134941A (en) | Recovery method for systems with external storage devices | |
| KR960003592B1 (en) | Data protection device of memory card | |
| JPS63269234A (en) | System switching device | |
| JPS62203202A (en) | Fail-safe device | |
| JPH0325267A (en) | Forced air cooling control system | |
| JP3012561B2 (en) | Signal holding circuit and method | |
| JPH05260654A (en) | Dual power supply equipment | |
| JPS61169036A (en) | System supervisory device | |
| JPH0527879A (en) | Power unit for backup | |
| JPH05197452A (en) | Power supply system | |
| JPH06161827A (en) | Information processing system | |
| JPH01276830A (en) | Erroneous switching relieving system for signal switching device | |
| JPH0265618A (en) | Power source monitor | |
| JPS63191434A (en) | Clock circuit | |
| JPS61208137A (en) | Automatic fault recovery bus control system | |
| JPS5883521A (en) | Power failure protection circuit | |
| JPH02103645A (en) | System for disconnecting power supply to apparatus upon abnormality of cpu | |
| JPS6257354A (en) | System for setting active unit in duplex constituting device | |
| JPH0276163A (en) | Power source control circuit for magnetic disk device | |
| JP2001298459A (en) | System changeover device |