JPH02267935A - Pretreatment of semiconductor substrate - Google Patents
Pretreatment of semiconductor substrateInfo
- Publication number
- JPH02267935A JPH02267935A JP8906589A JP8906589A JPH02267935A JP H02267935 A JPH02267935 A JP H02267935A JP 8906589 A JP8906589 A JP 8906589A JP 8906589 A JP8906589 A JP 8906589A JP H02267935 A JPH02267935 A JP H02267935A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- oxide film
- sacrificial oxide
- silicon substrate
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Drying Of Semiconductors (AREA)
- Weting (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
〔概要〕
半導体装置製造工程における半導体基板の前処理方法に
関し。DETAILED DESCRIPTION OF THE INVENTION [Summary] This invention relates to a method for pre-processing a semiconductor substrate in a semiconductor device manufacturing process.
表面に凹凸のない、理想的な半導体基板を得ることを目
的とし。The aim is to obtain an ideal semiconductor substrate with no irregularities on the surface.
半導体基板の表面を酸化して犠牲酸化膜を形成する工程
と、この犠牲酸化膜を剥離することにより、研磨時に付
着した半導体基板の表面の汚染物を取り除く工程と、半
導体基板を真空中で高温熱処理することにより、半導体
基板の表面の凹凸をなくシ、平坦化する工程とからなる
ように構成する。A process of oxidizing the surface of the semiconductor substrate to form a sacrificial oxide film, a process of removing contaminants on the surface of the semiconductor substrate that adhered during polishing by peeling off this sacrificial oxide film, and a process of oxidizing the semiconductor substrate at high temperature in a vacuum. The method is configured to include a step of removing unevenness and flattening the surface of the semiconductor substrate by heat treatment.
本発明は、半導体基板の前処理方法、特に、半導体装置
製造工程における半導体基板の前処理方法に関する。The present invention relates to a method for preprocessing a semiconductor substrate, and particularly to a method for preprocessing a semiconductor substrate in a semiconductor device manufacturing process.
近年、半導体装置が 集積化、 速度化するのに伴い、
半導体装置の製造工程において、使用する半導体基板の
表面の凹凸を極力なくす必要が生じている。In recent years, as semiconductor devices have become more integrated and faster,
2. Description of the Related Art In the manufacturing process of semiconductor devices, there is a need to minimize irregularities on the surface of a semiconductor substrate used.
シリコン基板を用いた半導体装置の製造を例として説明
すると、従来の半導体基板の前処理は。Taking the manufacture of a semiconductor device using a silicon substrate as an example, the conventional pretreatment of a semiconductor substrate is as follows.
シリコンミl上に犠牲酸化膜を形成し、これをエツチン
グにより剥離することにより、シリコン基板表面に付着
した汚染物を取り除いていた。By forming a sacrificial oxide film on a silicon mill and peeling it off by etching, contaminants adhering to the surface of the silicon substrate were removed.
従来の方法では、犠牲酸化膜とシリコン基板表面との界
面には、rII化前のシリコン基板の凹凸を反映して、
10人前後のデコボコが残ってしまうため、シリコン基
板上に犠牲酸化膜を形成し、これをエツチングにより剥
離するだけでは、シリコン基板表面の凹凸をなくすこと
はできない、という問題があった。In the conventional method, the interface between the sacrificial oxide film and the silicon substrate surface reflects the unevenness of the silicon substrate before RII conversion.
Since approximately 10 irregularities remain, there is a problem in that it is not possible to eliminate the irregularities on the silicon substrate surface simply by forming a sacrificial oxide film on the silicon substrate and peeling it off by etching.
このため、このシリコン基板上にMOS F ETのゲ
ート絶縁膜を形成した場合、ゲート絶縁膜も凹凸を持っ
たものとなり9局所的にみると膜厚が異なってしまう、
という問題もあった。For this reason, when a gate insulating film of a MOS FET is formed on this silicon substrate, the gate insulating film also has unevenness,9 and the film thickness varies locally.
There was also the problem.
本発明は、上記の問題点を解消して2表面に凹凸のない
、理想的な半導体基板を得ることのできる。半導体基板
の前処理方法を提供することを目的とする。The present invention solves the above problems and makes it possible to obtain an ideal semiconductor substrate with no unevenness on its two surfaces. An object of the present invention is to provide a method for preprocessing a semiconductor substrate.
上記の目的を達成するために1本発明に係る半導体基板
の前処理方法は、半導体基板の表面を酸化して犠牲酸化
膜を形成する工程と、この犠牲酸化膜を剥離することに
より、研磨時に付着した半導体基板の表面の汚染物を取
り除く工程と、半導体基板を真空中で高温熱処理するこ
とにより、半導体基板の表面の凹凸をな(シ、平坦化す
る工程とからなるように構成する。In order to achieve the above objects, the semiconductor substrate pretreatment method according to the present invention includes a step of oxidizing the surface of the semiconductor substrate to form a sacrificial oxide film, and a step of peeling off the sacrificial oxide film during polishing. The method is structured to include a step of removing adhered contaminants from the surface of the semiconductor substrate, and a step of flattening the surface of the semiconductor substrate by subjecting the semiconductor substrate to high-temperature heat treatment in a vacuum.
本発明に係る半導体基板の前処理方法は、まず半導体基
板の表面を酸化して犠牲酸化膜を形成し。In the semiconductor substrate pretreatment method according to the present invention, first, the surface of the semiconductor substrate is oxidized to form a sacrificial oxide film.
この犠牲酸化膜を剥離することにより、研磨時に付着し
た半導体基板の表面の汚染物を取り除(。By peeling off this sacrificial oxide film, contaminants on the surface of the semiconductor substrate that adhered during polishing are removed.
次に、この半導体基板を真空中で高温熱処理する。そう
すると、半導体基板を構成する原子が表面拡散し、半導
体基板の表面の凹凸がなくなり。Next, this semiconductor substrate is subjected to high temperature heat treatment in a vacuum. As a result, the atoms constituting the semiconductor substrate diffuse into the surface, eliminating unevenness on the surface of the semiconductor substrate.
半導体基板の表面が平坦化される。The surface of the semiconductor substrate is planarized.
半導体基板の表面の平坦化をより完全に行うためには、
半導体基板を真空中で高温熱処理する際に、半導体基板
を構成する原子の拡散を阻害しないようにするために、
超高真空中で行う必要がある。In order to more completely planarize the surface of the semiconductor substrate,
In order not to inhibit the diffusion of atoms that make up the semiconductor substrate when performing high-temperature heat treatment on the semiconductor substrate in vacuum,
This must be done in an ultra-high vacuum.
半導体基板を超高真空中で高温熱処理すると。When a semiconductor substrate is subjected to high temperature heat treatment in an ultra-high vacuum.
半導体基板の表面が平坦化される理由は2次のように考
えられる。The reason why the surface of the semiconductor substrate is planarized is considered to be secondary.
■半導体基板を超高真空中で高温熱処理することにより
、半導体基板を構成する原子が表面拡散しやすくなり、
この原子が半導体基板の表面をマイグレーションする。■By subjecting the semiconductor substrate to high-temperature heat treatment in an ultra-high vacuum, the atoms that make up the semiconductor substrate can easily diffuse on the surface.
These atoms migrate on the surface of the semiconductor substrate.
■マイグレーションした原子が、半導体基板の表面の凸
部を埋め、この結果、半導体基板の表面の凹凸がなくな
り、平坦化される。(2) The migrated atoms fill in the convex portions on the surface of the semiconductor substrate, and as a result, the surface of the semiconductor substrate becomes smooth and flat.
半導体基板を超高真空中で高温熱処理する際に。For high-temperature heat treatment of semiconductor substrates in ultra-high vacuum.
半導体基板表面の半導体基板を構成する原子の拡散を阻
害しないように、半導体基板上に汚染物が存在しないよ
うにすると、半導体基板の表面の平坦化をより完全(さ
ることができる。If contaminants are not present on the semiconductor substrate so as not to inhibit the diffusion of atoms constituting the semiconductor substrate on the surface of the semiconductor substrate, the surface of the semiconductor substrate can be more completely flattened.
第1図〜第4図は9本発明の一実施例の各工程を説明す
る図である。FIGS. 1 to 4 are nine diagrams illustrating each process of an embodiment of the present invention.
第1図〜第4図において、1はシリコン基板。In FIGS. 1 to 4, 1 is a silicon substrate.
2は犠牲酸化膜、3はデイツプ槽、4はエツチング液、
5はチャンバ、6はヒータ、7は表面原子。2 is a sacrificial oxide film, 3 is a dip bath, 4 is an etching liquid,
5 is a chamber, 6 is a heater, and 7 is a surface atom.
8は保護酸化膜である。8 is a protective oxide film.
以下、第1図〜第4図を用いて1本発明の一実施例を説
明する。An embodiment of the present invention will be described below with reference to FIGS. 1 to 4.
(工程1.第1図参照)
シリコン基板lの表面を熱酸化することにより犠牲酸化
膜2を形成する。(Step 1. See FIG. 1) A sacrificial oxide film 2 is formed by thermally oxidizing the surface of the silicon substrate l.
(工程2.第2図参照)
表面に犠牲酸化膜2が形成されたシリコン基板1をエツ
チング液41例えば、HF溶液を満たしたデイツプ槽3
中に浸漬させ、工程1 (第1図)においてシリコン基
板1の表面に形成された犠牲酸化膜2を剥離する。(Step 2. See Figure 2) The silicon substrate 1 with the sacrificial oxide film 2 formed on its surface is etched in a dip bath 3 filled with an etching solution 41, for example, an HF solution.
The sacrificial oxide film 2 formed on the surface of the silicon substrate 1 in step 1 (FIG. 1) is peeled off.
このとき9 シリコン基板1の研磨時の汚染物が取り除
かれる。At this time, 9 contaminants from polishing the silicon substrate 1 are removed.
(工程3.第3図参照)
シリコン基板1をチャンバ5内にセットし、チャンバ5
内をlXl0−s以下の超真空に引く、と共に、ヒータ
6により、シリコン基板1を1OOO℃以上、好ましく
は、1ooo〜1200℃に加熱する。(Step 3. See Figure 3) Set the silicon substrate 1 in the chamber 5,
The interior is brought to an ultra-vacuum of 1X10-s or less, and the silicon substrate 1 is heated by the heater 6 to 100°C or higher, preferably 100°C to 1200°C.
このようにすると、シリコン基板1の表面原子7が表面
拡散しやすくなり、半導体基板lの表面をマイグレーシ
ョンする。そして、マイグレーションした表面原子7が
、シリコン基板1の表面の凸部を埋め、この結果、シリ
コン基板1の表面の凹凸がなくなり、平坦化される。In this way, the surface atoms 7 of the silicon substrate 1 are easily diffused into the surface, and the surface of the semiconductor substrate 1 is migrated. Then, the migrated surface atoms 7 fill the convex portions on the surface of the silicon substrate 1, and as a result, the surface of the silicon substrate 1 becomes flat without any unevenness.
なお、この時にシリコン原子を蒸着やガス状態で供給す
ることにより、より低い温度で平坦化させることもでき
る。Note that at this time, silicon atoms can be vapor-deposited or supplied in a gaseous state to flatten the surface at a lower temperature.
(工程4.第4図参照)
例えば、オゾンを導入することにより、チャンバ5内を
酸化雰囲気にして、シリコン基板1の表面に、厚さ15
〜20人の自然酸化膜を形成し。(Step 4. See FIG. 4) For example, by introducing ozone, the inside of the chamber 5 is made into an oxidizing atmosphere, and the surface of the silicon substrate 1 is coated with a thickness of 15 mm.
Forms a natural oxide film of ~20 people.
これを保護酸化膜8とする。This is referred to as a protective oxide film 8.
保護酸化膜8は、シリコン基板1の平坦性を維持する。Protective oxide film 8 maintains the flatness of silicon substrate 1.
と共に、汚染を防止する役割を果たす。It also plays a role in preventing pollution.
本発明に係る半導体基板の前処理方法によれば表面に、
1アトミフク・ハイド程度しか凹凸のない、理想的な半
導体基板を得ることが可能となる。According to the semiconductor substrate pretreatment method according to the present invention, on the surface,
It is possible to obtain an ideal semiconductor substrate having irregularities of only about 1 atom-hide.
第1図〜第4図は本発明の一実施例の各工程を示す図 である。 第1図〜第4図において 1:シリコン基板 2:犠牲酸化膜 3:デイツプ槽 エツチング液 チャンバ ヒータ 表面原子 保護酸化膜 ニオ監1 ?i1国 Figures 1 to 4 are diagrams showing each process of an embodiment of the present invention. It is. In Figures 1 to 4 1: Silicon substrate 2: Sacrificial oxide film 3: Dip tank etching liquid chamber heater surface atoms protective oxide film Superintendent Nio 1 ? i1 country
Claims (1)
形成する工程と、 この犠牲酸化膜(2)を剥離することにより、研磨時に
付着した半導体基板(1)の表面の汚染物を取り除く工
程と、 半導体基板(1)を真空中で高温熱処理することにより
、半導体基板(1)の表面の凹凸をなくし、平坦化する
工程 とからなることを特徴とする半導体基板の前処理方法。[Claims] A process of oxidizing the surface of the semiconductor substrate (1) to form a sacrificial oxide film (2), and peeling off the sacrificial oxide film (2) removes the semiconductor substrate (1) that adhered during polishing. ) and a step of removing contaminants from the surface of the semiconductor substrate (1) and flattening the surface of the semiconductor substrate (1) by subjecting the semiconductor substrate (1) to high-temperature heat treatment in a vacuum. Pretreatment method for semiconductor substrates.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8906589A JP2837423B2 (en) | 1989-04-07 | 1989-04-07 | Semiconductor substrate pretreatment method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8906589A JP2837423B2 (en) | 1989-04-07 | 1989-04-07 | Semiconductor substrate pretreatment method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02267935A true JPH02267935A (en) | 1990-11-01 |
| JP2837423B2 JP2837423B2 (en) | 1998-12-16 |
Family
ID=13960454
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8906589A Expired - Fee Related JP2837423B2 (en) | 1989-04-07 | 1989-04-07 | Semiconductor substrate pretreatment method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2837423B2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004502298A (en) * | 2000-06-28 | 2004-01-22 | アドバンスド.テクノロジー.マテリアルス.インコーポレイテッド | Method for improving epitaxy quality (surface irregularities and defect density) of aluminum nitride, indium, gallium ((Al, In, Ga) N) freestanding substrates for optoelectronic devices and electronic devices |
| US7063992B2 (en) | 2003-08-08 | 2006-06-20 | Solid State Measurements, Inc. | Semiconductor substrate surface preparation using high temperature convection heating |
| US7154173B2 (en) * | 2003-06-06 | 2006-12-26 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method of the same |
-
1989
- 1989-04-07 JP JP8906589A patent/JP2837423B2/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004502298A (en) * | 2000-06-28 | 2004-01-22 | アドバンスド.テクノロジー.マテリアルス.インコーポレイテッド | Method for improving epitaxy quality (surface irregularities and defect density) of aluminum nitride, indium, gallium ((Al, In, Ga) N) freestanding substrates for optoelectronic devices and electronic devices |
| US7154173B2 (en) * | 2003-06-06 | 2006-12-26 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method of the same |
| US7063992B2 (en) | 2003-08-08 | 2006-06-20 | Solid State Measurements, Inc. | Semiconductor substrate surface preparation using high temperature convection heating |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2837423B2 (en) | 1998-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW454244B (en) | Semiconductor substrate and method of manufacturing the same | |
| CA2233115A1 (en) | Semiconductor substrate and method of manufacturing the same | |
| EP0368584A3 (en) | Method of manufacturing a semiconductor wafer | |
| JPH02267935A (en) | Pretreatment of semiconductor substrate | |
| JPS5516464A (en) | Method of forming wafer for semiconductor device | |
| EP0275182A3 (en) | Pre-metal deposition cleaning for bipolar semiconductors | |
| JPH01305534A (en) | Manufacture of semiconductor substrate | |
| KR920003408A (en) | Manufacturing Method of Semiconductor Substrate | |
| JPH01226166A (en) | Method for manufacturing semiconductor device substrate | |
| JPS58190043A (en) | Multilayer wiring method | |
| JPH071791B2 (en) | Method for manufacturing semiconductor substrate | |
| JPS58115862A (en) | Manufacturing method of thin film transistor | |
| JPS5831730B2 (en) | Manufacturing method of semiconductor device | |
| JPS5943549A (en) | Method of forming aluminum wiring layer | |
| JPS62241350A (en) | Treatment of thin-film | |
| JPS59178732A (en) | Manufacture of semiconductor device | |
| JPS56146254A (en) | Manufacture of semiconductor device | |
| JPS60117717A (en) | Manufacture of semiconductor device | |
| JPS5823929B2 (en) | Manufacturing method of semiconductor device | |
| JPH0435044A (en) | Manufacture of semiconductor substrate | |
| JPS61244043A (en) | Manufacture of semiconductor device | |
| KR940016498A (en) | Method for manufacturing metal wiring of semiconductor device | |
| JPH01108727A (en) | Formation of insulating film | |
| JPH0510302B2 (en) | ||
| KR960019501A (en) | Polysilicon layer formation method of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |