JPH0243047U - - Google Patents
Info
- Publication number
- JPH0243047U JPH0243047U JP12039088U JP12039088U JPH0243047U JP H0243047 U JPH0243047 U JP H0243047U JP 12039088 U JP12039088 U JP 12039088U JP 12039088 U JP12039088 U JP 12039088U JP H0243047 U JPH0243047 U JP H0243047U
- Authority
- JP
- Japan
- Prior art keywords
- stage
- output
- stage shift
- outputs
- threshold value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 238000013139 quantization Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Filters That Use Time-Delay Elements (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Dc Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Description
第１図はパーシヤルレスポンス系受信信号のア
イパターン、第２図は本考案による復調回路を示
すブロツク図、第３図はデイジタル伝送系のブロ
ツク図、第４図はタイミングチヤートである。
２１……ＡＤ変換器、２２，２３，２４……シ
フトレジスタ（遅延素子）、２６……変換テーブ
ル、２７……タイミング同期回路、３１……ＬＰ
Ｆ、３２……変調器、３３……伝送路、３４……
復調器、３５……復調回路、４１〜４５……判定
タイミング。
FIG. 1 is an eye pattern of a partial response system received signal, FIG. 2 is a block diagram showing a demodulation circuit according to the present invention, FIG. 3 is a block diagram of a digital transmission system, and FIG. 4 is a timing chart. 21...AD converter, 22, 23, 24...shift register (delay element), 26...conversion table, 27...timing synchronization circuit, 31...LP
F, 32...Modulator, 33...Transmission line, 34...
Demodulator, 35... Demodulation circuit, 41-45... Judgment timing.
Claims (1)
受信復調回路において、 復調されたベースバンド信号を量子化ビツト数
Ｎを有し閾値を０として判定する第１の出力と（
Ｎ−１）個の出力とを得るためにデイジタル変換
するＡＤ変換器と、 前記第１の出力を入力する５段のシフトレジス
タと、 前記（Ｎ−１）個の出力をそれぞれ入力する（
Ｎ−１）個の３段のシフトレジスタと、 前記５段のシフトレジスタの各段の出力と（Ｎ
−１）個のそれぞれ３段目の出力とを入力して、
前記５段のシフトレジスタの１段目、２段目およ
び４段目、５段目の着目するビツトの前後の２ビ
ツトのレベルによつて予め設定された３種類の閾
値のうちから選ばれた判定閾値と前記３段目の着
目するビツト出力の値とを比較してデータを識別
判定して出力する変換テーブルと より構成されたことを特徴とする復調回路。[Claims for Utility Model Registration] In a reception demodulation circuit in partial response data transmission, a first output for determining a demodulated baseband signal having a quantization bit number N and a threshold value of 0;
an AD converter that performs digital conversion to obtain the (N-1) outputs; a five-stage shift register that inputs the first output; and an AD converter that inputs the (N-1) outputs, respectively;
N-1) three-stage shift registers, the output of each stage of the five-stage shift registers, and (N-1) three-stage shift registers;
-1) outputs of each third stage,
The threshold value is selected from among three types of threshold values set in advance based on the levels of the two bits before and after the bit of interest in the first, second, fourth, and fifth stages of the five-stage shift register. A demodulation circuit comprising: a conversion table that compares a determination threshold value with the value of the bit output of interest in the third stage to discriminate and output data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12039088U JPH0546366Y2 (en) | 1988-09-16 | 1988-09-16 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12039088U JPH0546366Y2 (en) | 1988-09-16 | 1988-09-16 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0243047U true JPH0243047U (en) | 1990-03-26 |
| JPH0546366Y2 JPH0546366Y2 (en) | 1993-12-03 |
Family
ID=31366455
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12039088U Expired - Lifetime JPH0546366Y2 (en) | 1988-09-16 | 1988-09-16 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0546366Y2 (en) |
-
1988
- 1988-09-16 JP JP12039088U patent/JPH0546366Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0546366Y2 (en) | 1993-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0208939A3 (en) | Arithmetic circuit for calculating absolute difference values | |
| JPH0243047U (en) | ||
| JPS60253315A (en) | Variable delay circuit | |
| JPS60180162U (en) | data transmission equipment | |
| JPS6020653U (en) | Square root calculation circuit | |
| JPS6311820B2 (en) | ||
| JP2500066Y2 (en) | Sync signal relative position variable device | |
| JPS58104043U (en) | Demodulation circuit | |
| JPH01135116A (en) | Input interruption detection circuit | |
| JPS6347625U (en) | ||
| JPS61128840U (en) | ||
| JPH02296413A (en) | Data selection circuit | |
| JPS599740A (en) | Input/output control device | |
| JPS61134151U (en) | ||
| JPH0468737A (en) | Demodulator for differential phase modulation communication system | |
| JPS6114532U (en) | digital filter | |
| JPS596203U (en) | Intermediate value analog signal selection circuit | |
| JPH01153744U (en) | ||
| JPS6370732U (en) | ||
| JPH088544B2 (en) | Frame sync signal detection circuit | |
| JPS6066176U (en) | Clamp level control circuit | |
| JPS63129333U (en) | ||
| JPH0637817A (en) | Radio transmitter/receiver device of binary fsk modulation system | |
| JPH02103932U (en) | ||
| JPS59177236U (en) | AGC circuit in A/D converter |