JPH0250577A - Image quality improvement circuit - Google Patents

Image quality improvement circuit

Info

Publication number
JPH0250577A
JPH0250577A JP63199802A JP19980288A JPH0250577A JP H0250577 A JPH0250577 A JP H0250577A JP 63199802 A JP63199802 A JP 63199802A JP 19980288 A JP19980288 A JP 19980288A JP H0250577 A JPH0250577 A JP H0250577A
Authority
JP
Japan
Prior art keywords
circuit
signal
contour
delay
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63199802A
Other languages
Japanese (ja)
Other versions
JP2619492B2 (en
Inventor
Yukiya Ueki
幸也 植木
Shuzo Matsumoto
脩三 松本
Satoshi Takahashi
聡 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP63199802A priority Critical patent/JP2619492B2/en
Publication of JPH0250577A publication Critical patent/JPH0250577A/en
Application granted granted Critical
Publication of JP2619492B2 publication Critical patent/JP2619492B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、ビデオ信号における画像の輪郭部に対応する
部分(以下、ビデオ信号の輪郭部と言う)を急峻にして
、再生画像の鮮鋭度を向上させる画質改善回路に関する
Detailed Description of the Invention [Field of Industrial Application] The present invention sharpens a portion of a video signal corresponding to the contour of an image (hereinafter referred to as the contour of the video signal) to improve the sharpness of a reproduced image. This invention relates to an image quality improvement circuit that improves image quality.

〔従来の技術〕[Conventional technology]

画像UJ鮮鋭度を向上させる方法として、ビデオ信号を
2次微分し、これを反転増幅して元のビデオ信号に加算
するものが良く知られている。ところが、テレビジョン
受像機などにおけるビデオ信号の伝送帯域には上限があ
り、高域成分が減渡しているために、上記方式ではビデ
オ信号の輪郭部に幅UJ広いプリシュートやオーバーシ
ュートが生じてしまい、かえって画質を低下させてしま
う場シュートを付加せずにビデオ信号の輪郭部を急峻に
するものか提案され、その−例を第5図に示す。
A well-known method for improving image UJ sharpness is to perform second-order differentiation of a video signal, invert and amplify it, and add it to the original video signal. However, there is an upper limit to the transmission band of video signals in television receivers, etc., and high-frequency components are attenuated, so in the above method, preshoots and overshoots with a wide width UJ occur in the contours of the video signal. A proposal has been made to make the contour of the video signal steeper without adding a chute, which would otherwise degrade the image quality. An example of this is shown in FIG.

なおこCIJ aの装置として、例えば、特公昭62−
55315号公報や、テレビ技術/85年10月号のp
p22−264こ示される時間圧縮影輪郭補正回路など
が挙げられる。
For example, as a device for CIJ a,
Publication No. 55315 and TV Technology/October 1985 issue p.
Examples include the time compression shadow contour correction circuit shown in pages 22-264.

以下、/igs図について簡単に説明する。The /igs diagram will be briefly explained below.

第5図において、1は入力端子、2.3は入力端子1よ
り入力されたビデオ信号を順次遅延させる遅延回路、4
,5.6は減算回路、7は減算回路6の出力信号に制御
され、入力端子1より入力されたビデオ信号ξこれを順
次遅延させた遅延回路2.5の出力信号とを選択処理し
、輪郭部を急峻にしたビデオ信号を出力する輪郭形成回
路、である。
In FIG. 5, 1 is an input terminal, 2.3 is a delay circuit that sequentially delays the video signal input from input terminal 1, and 4
, 5.6 is a subtraction circuit, 7 is controlled by the output signal of the subtraction circuit 6, and selectively processes the video signal ξ inputted from the input terminal 1 and the output signal of the delay circuit 2.5, which sequentially delays the video signal ξ. This is a contour forming circuit that outputs a video signal with steep contours.

次に、動作について第6図を用いて説明する。Next, the operation will be explained using FIG. 6.

5g6図はwJS図に図示したa −e各部の信号波形
を示したもので、入力端子1より入力されたビデオ信号
は遅延回路2.5で一定時間ずつ遅延され、遅延回路2
.3の遅延時間をそれぞれ等しくτとすると、@6図に
示すa〜Cのようになる。
Figures 5g and 6 show the signal waveforms at each part of a to e shown in the wJS diagram.The video signal input from input terminal 1 is delayed by a certain period of time in delay circuit 2.5.
.. Assuming that the delay times of 3 are equal and τ, the result will be as shown in a to C shown in Figure @6.

減算回路4,5.6は、前記したa〜Cの3つの信号か
らビデオ信号の輪郭部を示す輪郭信号d8抽出する輪郭
信号発生回路を構成し、その輪郭信号dは下式で表わさ
れる。
The subtracting circuits 4, 5.6 constitute a contour signal generation circuit which extracts a contour signal d8 indicating the contour portion of the video signal from the three signals a to C described above, and the contour signal d is expressed by the following formula.

d =  (b−c)  −(a−b)       
     ・・・(り輪郭信号dは輪郭形成回路7へ制
御信号として供給され、輪郭形成回路7は前記輪郭信号
dに制御されてa〜c%信号の選択処理を行い、第6図
eに示すように輪郭部を急峻(こしたビデオ信号を出力
する。
d = (b-c) - (a-b)
...(The contour signal d is supplied as a control signal to the contour forming circuit 7, and the contour forming circuit 7 is controlled by the contour signal d and performs selection processing of the a to c% signals, as shown in FIG. 6e. Outputs a video signal with sharp edges.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上記第5図に示した従来回路で、減算回路6より出力さ
れる輪郭信号dの周波数特性は第7図に示すように、周
波数に対し信号レベルが最大となる点と最小になる点が
交互に生じるクシ形特性となる。
In the conventional circuit shown in FIG. 5 above, the frequency characteristics of the contour signal d output from the subtraction circuit 6 are as shown in FIG. This results in a comb-shaped characteristic.

第7図において、信号レベルか最大となる周波数fpは
第5図tこ示す遅延回路2.3の遅延時間にの遅延時間
を等しくτとすれば、 fp=□   ・・・(2) 2 τ と表わされる。輪郭信号dが最大となる周波数fpは一
般に視覚的にめだつ2〜5MHz程度lこ設定される。
In FIG. 7, the frequency fp at which the signal level reaches its maximum is τ, which is equal to the delay time of the delay circuit 2.3 shown in FIG. 5, fp=□ (2) 2 τ It is expressed as The frequency fp at which the contour signal d is maximum is generally set to approximately 2 to 5 MHz, which is visually noticeable.

すると、第7図に示すように周波数が2fpとなる点、
「なわち4〜6MHz付近で輪郭信号dがゼロとなり、
この周波数帯域のビデオ信号は輪郭部の鮮鋭化ができな
いという不都合を生じる。
Then, as shown in Fig. 7, the point where the frequency becomes 2fp,
``In other words, the contour signal d becomes zero near 4 to 6 MHz,
Video signals in this frequency band have the disadvantage that contours cannot be sharpened.

特に、近年では、テレビジョン受像機の大画面化に伴い
、より広帯域に輪郭部UJ鮮鋭化が必灸となって(るり
で、この問題は深刻である。
In particular, in recent years, as the screens of television receivers have become larger, it has become necessary to sharpen the contour UJ over a wider band (this problem is becoming more serious).

そこで、本発明の目的は、上記従来技術の問題点を解決
し、広帯域に輪郭部の鮮鋭化ができる画質改善回路を提
供することにある。
SUMMARY OF THE INVENTION It is therefore an object of the present invention to provide an image quality improvement circuit that solves the problems of the prior art described above and can sharpen contours over a wide band.

〔課題を解決するための手段〕[Means to solve the problem]

上記目的は、ビデオ信号を順次遅延させるようそれぞれ
直列に接続された第1.第2.第3.第4の遅延回路と
、前記ビデオ信号と前記第2.第44IJ遅延回路の出
力信号とから第1(/1輪郭信号を発生T;!3第1の
輪郭信号発生回路と、前記第1゜第2.第3の遅延回路
の出力信号力)ら第2の輪郭信号を発生する第2の輪郭
信号発生回路と、前記第1の輪郭信号と前記第2の輪郭
信号とを加算する加算回路と、少なくとも前記ビデオ信
号と前記第2.第4 UJ遅延回路の出力信号とを入力
し、前記加算回路の出力信号により制御されて、輪郭部
の急峻なビデオ信号を形成し出力する輪郭形成回路と、
を備えることにより達成される。
The above purpose is to provide first... Second. Third. a fourth delay circuit, the video signal and the second . The output signal of the 44th IJ delay circuit generates the first (/1 contour signal); a second contour signal generation circuit that generates a second contour signal; an addition circuit that adds the first contour signal and the second contour signal; and a second contour signal generation circuit that adds the first contour signal and the second contour signal; a contour forming circuit which receives the output signal of the fourth UJ delay circuit and is controlled by the output signal of the adder circuit to form and output a video signal with a steep contour;
This is achieved by having the following.

〔作用〕[Effect]

前記第1.第2の輪郭信号発生回路は、その出力信号が
周波数に対し信号レベルの最大となる点と最小となる点
が交互に生じるクシ形特性を有しており、前記信号レベ
ルが最小となる周波数が前記第1.第2の輪郭信号発生
回路で異なるよう、前記41.42、第3.第4の遅延
回路の遅延時間を設定しておく。これにより、前記第1
.第2の輪郭信号発生回路の一方の出力信号が最小(信
号レベルがゼロ)となっても他方の出力信号にて補われ
るため、前記輪郭形成回路の制御信号となる前記加算回
路の出力信号は最小とならない0したがって、前記輪郭
形成回路より出力されるビデオ信号は広帯域に画質改善
される。
Said 1st. The second contour signal generation circuit has a comb-shaped characteristic in which the output signal has alternately maximum and minimum points of the signal level with respect to the frequency, and the frequency at which the signal level is the minimum is Said 1st. 41.42, the third . The delay time of the fourth delay circuit is set in advance. As a result, the first
.. Even if one output signal of the second contour signal generation circuit becomes the minimum (signal level is zero), it is compensated by the output signal of the other, so that the output signal of the adder circuit that becomes the control signal of the contour forming circuit is Therefore, the image quality of the video signal output from the contour forming circuit is improved over a wide band.

〔実施例〕〔Example〕

以下、本発明の実施例について説明する。 Examples of the present invention will be described below.

第1因は本発明(こよる画質改善回路の一実施例を示す
ブロック図であり、先に述べた第5図に示す従来例お四
−のもの、または同一機能のものには同じ符号を付けて
、その詳細な説明は省略する。
The first reason is a block diagram showing one embodiment of the image quality improvement circuit according to the present invention, and the same reference numerals are used for the conventional example shown in FIG. The detailed explanation will be omitted.

第1図において、9 、10.11.12は遅延回路。In FIG. 1, 9, 10, 11, and 12 are delay circuits.

13、14.15は減算回路、16は加算回路である。13, 14, and 15 are subtraction circuits, and 16 is an addition circuit.

遅延回路9.12の遅延時間は等しくτ、とし、遅延回
路10.11の遅延時間も等しくτ、とする。さらlこ
遅延回路9および10の遅延時間の和は第5図で説明し
た遅延回路2の遅延時間さ等しく設定しておく。
It is assumed that the delay times of delay circuits 9.12 and 10.12 are equal to τ, and that the delay times of delay circuits 10.11 are also equal to τ. Furthermore, the sum of the delay times of delay circuits 9 and 10 is set equal to the delay time of delay circuit 2 explained in FIG.

すなわち、τ=τ、+τ、となっている。減算回路15
゜14、15は減算回路4,5.6と同様に遅延回路9
゜10、11の出力信号f、b、gより輪郭信号hz油
抽出る第2の輪郭信号発生回路を構成し、その輪郭信号
りは下式で表わされる。
That is, τ=τ, +τ. Subtraction circuit 15
゜14 and 15 are delay circuits 9 similar to subtraction circuits 4 and 5.6.
A second contour signal generating circuit is constructed which extracts a contour signal hz oil from the output signals f, b, and g of 10 and 11, and the contour signal is expressed by the following formula.

h=(b−g)−(f−b)       ・・・(3
)減算回路6および14より出力された輪郭信号dおよ
びhは加算回路16で加算され、その出力は合成された
輪郭信号にとして輪郭形成回路7へ制御信号として供給
される。
h=(b-g)-(f-b)...(3
) The contour signals d and h output from the subtraction circuits 6 and 14 are added in an adder circuit 16, and the output thereof is supplied as a combined contour signal to the contour forming circuit 7 as a control signal.

今、遅延時間τ7.τ、の比をτ、:τ、=1:2と設
定したとする七、各輪郭信号d、h、には第2図に示す
周波数特性となる。第2図において、輪郭信号dの信号
レベルが最大となる周波数fpは先に述べた(2)式よ
り と表わされ、輪郭信号bUJ(!!号ワレベル最大とな
る周波数fp′は同様に fp′=jコア                ゛直
5)き表わされる。さらに輪郭信号dおよびhが最小と
なる周波数は、それぞれ、上記(4)、(5)式で示さ
れる値の偶数倍の周波数となる。したがって、遅延時間
τ1.τ、の比が1=2の場合、輪郭信号dおよびhが
両方とも最小となる周波数foはfo=6 fp= 4
 fp’           −(6)となる。これ
は輪郭信号d、hが加算された輪郭信号kpm小となる
周波数であり、この輪郭信号に8輪郭形成口路7の制御
信号とすることで、第5因で説明した従来例1こ対し画
質改善できる周波数帯域を6倍に広げることができる。
Now, the delay time τ7. Assuming that the ratio of τ is set to τ:τ = 1:2, the contour signals d and h have the frequency characteristics shown in FIG. In FIG. 2, the frequency fp at which the signal level of the contour signal d is maximum is expressed by the equation (2) mentioned above, and the frequency fp' at which the contour signal bUJ (!!) level is maximum is similarly fp ′=j core ゛Direct5) Furthermore, the frequencies at which the contour signals d and h are minimum are frequencies that are even multiples of the values shown in equations (4) and (5) above, respectively. Therefore, the delay time τ1. When the ratio of τ is 1=2, the frequency fo at which both contour signals d and h are minimum is fo=6 fp=4
fp'-(6). This is the frequency at which the contour signal kpm obtained by adding the contour signals d and h is small, and by using this contour signal as the control signal for the 8 contour forming ports 7, it is possible to solve the problem in contrast to the conventional example 1 explained in the fifth factor. The frequency band in which image quality can be improved can be expanded six times.

また、本実施例では入力端子1より入力されたビデオ信
号aと遅延回路? 、 10.11.12の各出力信号
tw b+ g+ cが輪郭形成回路7へ供給されてお
り、この輪郭形成回路7の具体的な回路例を第5図に示
す。
In this embodiment, the video signal a input from the input terminal 1 and the delay circuit ? , 10.11.12 are supplied to a contour forming circuit 7, and a specific circuit example of this contour forming circuit 7 is shown in FIG.

第3v4において、T、−’−T、はそれぞれ第1因で
示したビデオ信号aおよび遅延回路9 、10.11.
12の出力信号f+k)+g*(!が入力される入力端
子。
In the third v4, T, -'-T are the video signal a and the delay circuit 9, 10.11. shown in the first factor, respectively.
12 output signals f+k)+g*(! are input to the input terminal.

T6は第1図における輪郭信号kが入力される制御信号
入力端子、T?は輪郭部を急峻にし画質改善されたビデ
オ頂号eを出力する出力端子+ Qt〜Q+ yはトラ
ンジスタ、■1〜I4は電流源、VBは電圧源。
T6 is a control signal input terminal to which the contour signal k in FIG. 1 is input, and T? is an output terminal for outputting a video apex e with sharp contours and improved image quality. + Qt to Q+ y are transistors, 1 to I4 are current sources, and VB is a voltage source.

Vccは回路電源である。Vcc is the circuit power supply.

第3図に示T口路は前記したテレビ技術′85手10月
号、p25渠d図に1時間圧縮形新輪郭補正口路“とし
て示される回路とほぼ同様のもので、その詳細な説明は
省略する。
The T channel shown in Fig. 3 is almost the same as the circuit shown as "1-hour compression type new contour correction channel" in the above-mentioned TV Gijutsu October issue, p. 25, and its detailed explanation is as follows. is omitted.

$5図に示す回路では、第1図に示すビデオ信号aと遅
延回路9 、10.11.12の各出力信号f。
In the circuit shown in FIG. 5, the video signal a shown in FIG. 1 and each output signal f of delay circuits 9, 10, 11, and 12.

b、g、cがそれぞれ入力されるため、#!5図に示し
た従来例より各信号間の遅延時間間隔をせまくでき、パ
ルス信号(たとえば標準試験信号として知られるTパル
ス信号など)などに対し、輪郭形成回路7の出力信号と
して輝度信号の白ピーク方向での凹凸を少なくすること
ができるという効果がある。
Since b, g, and c are each input, #! The delay time interval between each signal can be narrowed compared to the conventional example shown in FIG. This has the effect of reducing unevenness in the peak direction.

第4図は本発明による画質改善回路のその他の実施例を
示すブロック図であり、第1図および第5図にて説明し
たものと同一のもの、または同一機能のものlこは同じ
符号を付けて、その詳細な説明は省略する。
FIG. 4 is a block diagram showing another embodiment of the image quality improvement circuit according to the present invention, and parts that are the same as those explained in FIGS. 1 and 5 or have the same functions are designated by the same reference numerals. The detailed explanation will be omitted.

第4□□□において、17は減算回路6より出力された
輪郭信号が入力され、この信号の大きさを調節し出力す
る可変利得増幅器、18は可変利得増幅器17の利得を
制御する制御1電圧が供給される入力端子、19は輪郭
形成回路7の出力信号ご可変利得増幅回路17にて大き
さをv4整された輪郭信号とを加算する加算回路、 2
0.21は7111:J!回路19の出力信号を一定時
間ずつ遅延する遅延回路、 22.23.24は減算回
路、25は減算回路24の出力信号が入力され、この信
号OJ大きさを調節し出力する可変利得増幅器、26は
可変利得増幅器25の利得を制御する制御電圧が供給さ
れる入力端子、27は遅延回路20の出力信号と可変利
得増幅器25の出力信号とを加算して出力端子8へ出力
する加算回路、である。
In the fourth □□□, 17 is a variable gain amplifier to which the contour signal output from the subtraction circuit 6 is input, adjusts and outputs the magnitude of this signal, and 18 is a control 1 voltage that controls the gain of the variable gain amplifier 17. 19 is an addition circuit that adds the output signal of the contour forming circuit 7 and the contour signal whose size has been adjusted to v4 in the variable gain amplification circuit 17;
0.21 is 7111:J! A delay circuit that delays the output signal of the circuit 19 by a certain period of time; 22, 23, and 24 a subtraction circuit; 25 a variable gain amplifier that receives the output signal of the subtraction circuit 24, adjusts the magnitude of this signal OJ, and outputs it; 26 27 is an input terminal to which a control voltage for controlling the gain of the variable gain amplifier 25 is supplied, and 27 is an adder circuit that adds the output signal of the delay circuit 20 and the output signal of the variable gain amplifier 25 and outputs the result to the output terminal 8. be.

第4図4こ示す画質改善回路では、ビデオ信号の輪郭部
を急峻にするだけでなく、減算回路6より出力される比
較的に低い周波数(2〜5 M Hz )の輪郭信号を
可変利得増幅器17に入力してその大きさを調節し、こ
れを輪郭形成回路7の出力に加算するこ七で、視覚的に
めだつ周波数を強調し、奥行き感のある画像にすること
ができる。また遅延回路20,21.減算回路22.2
5.24.可変利得増幅器25.加算回路27より構成
される回路は一般に良く知られた遅延回路を用いた画質
調節回路であり、この遅延回路20.21の遅延時間を
小さくして輪郭強調される周波数を高く(6〜8MHz
程度)してやると、輪郭形成回路7にて急峻−こされた
輪郭部に、さらに細いシュートを付加することができ鮮
鋭度が向上する。
The image quality improvement circuit shown in FIG. 4 not only makes the contour of the video signal steep, but also converts the relatively low frequency (2 to 5 MHz) contour signal output from the subtraction circuit 6 into a variable gain amplifier. 17, adjust its size, and add it to the output of the contour forming circuit 7, thereby emphasizing visually noticeable frequencies and creating an image with a sense of depth. Further, the delay circuits 20, 21 . Subtraction circuit 22.2
5.24. Variable gain amplifier 25. The circuit composed of the adder circuit 27 is an image quality adjustment circuit using a generally well-known delay circuit, and the delay time of the delay circuits 20 and 21 is reduced to increase the frequency at which the outline is emphasized (6 to 8 MHz).
By doing so, a thinner chute can be added to the sharply contoured contour in the contour forming circuit 7, and the sharpness can be improved.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、輪郭部を急峻にするために用いる輪郭
信号のゼロとなる周波数を従来に比べ、高くすることが
できるので、ビデオ信号の輪郭部の鮮鋭化を広帯域に行
えるという効果がある。
According to the present invention, the zero frequency of the contour signal used to sharpen the contour can be made higher than in the past, so there is an effect that the contour of the video signal can be sharpened over a wide band. .

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明による画質改善回路の一実施例を示すブ
ロック図、第2図は第1図における減算回路6.14お
よび加算回路16の各出力信号の周波数特性を示す特性
図、第6図は第1図における輪郭形成回路の一具体例を
示す回路図、第4図は本発明による画質改善回路のその
他の実施例を示すブロック図、jig5図は従来の画質
改善回路の一例を示すブロック図、第6図は第5図に示
す従来例の各部信号波形を示す波形図、!7図は第5図
における減算器6の出力信号の周波数特性を示す特性図
である。 1・・・入力端子 9 、10.11.12・・・遅延回路4、5.6.1
5.14.15・・・減算回路16・・・加算回路 7・・・輪郭形成回路 8・・・出力端子 〒1図 42図 罰5図 粥6図 第7図
FIG. 1 is a block diagram showing an embodiment of the image quality improvement circuit according to the present invention, FIG. The figure is a circuit diagram showing a specific example of the contour forming circuit in Fig. 1, Fig. 4 is a block diagram showing another embodiment of the image quality improvement circuit according to the present invention, and Fig. 5 shows an example of the conventional image quality improvement circuit. A block diagram, and FIG. 6 is a waveform diagram showing the signal waveforms of each part of the conventional example shown in FIG. 5. FIG. 7 is a characteristic diagram showing the frequency characteristics of the output signal of the subtracter 6 in FIG. 1... Input terminal 9, 10.11.12... Delay circuit 4, 5.6.1
5.14.15...Subtraction circuit 16...Addition circuit 7...Contour forming circuit 8...Output terminal 1 Figure 42 Figure 5 Punishment 6 Figure 7

Claims (1)

【特許請求の範囲】 1、入力映像信号を順次遅延させるようそれぞれ直列に
接続された第1、第2、第3、第4の遅延回路と、前記
入力映像信号と前記第2、第4の遅延回路の出力信号と
から第1の輪郭信号を発生する第1の輪郭信号発生回路
と、前記第1、第2、第3の遅延回路の出力信号から第
2の輪郭信号を発生する第2の輪郭信号発生回路と、前
記第1の輪郭信号と前記第2の輪郭信号とを加算して第
3の輪郭信号を出力する加算回路と、すくなくとも前記
入力映像信号と前記第2、第4の遅延回路の出力信号と
を入力し、前記第3の輪郭信号により制御されて、画像
の輪郭部に対応する部分が前記入力映像信号よりも急峻
な映像信号を形成し出力する輪郭形成回路と、を備えた
ことを特徴とする画質改善回路。 2、請求項1に記載の画質改善回路において、前記第1
の輪郭信号発生回路は、前記入力映像信号から前記第2
の遅延回路の出力信号を減算する第1の減算回路と、前
記第2の遅延回路の出力信号から前記第4の遅延回路の
出力信号を減算する第2の減算回路と、前記第2の減算
回路の出力信号から前記第1の減算回路の出力信号を減
算し、これを前記第1の輪郭信号として出力する第3の
減算回路と、から成ることを特徴とする画質改善回路。 3、請求項1に記載の画質改善回路において、前記第2
の輪郭信号発生回路は、前記第1の遅延回路の出力信号
から前記第2の遅延回路の出力信号を減算する第4の減
算回路と、前記第2の遅延回路の出力信号から前記第3
の遅延回路の出力信号を減算する第5の減算回路と、前
記第5の減算回路の出力信号から前記第4の減算回路の
出力信号を減算し、これを前記第2の輪郭信号として出
力する第6の減算回路と、から成ることを特徴とする画
質改善回路。 4、請求項1に記載の画質改善回路において、前記第1
および第4の遅延回路の遅延時間が等しく、かつ前記第
2および第3の遅延回路の遅延時間が等しく選ばれたこ
とを特徴とする画質改善回路。
[Scope of Claims] 1. First, second, third, and fourth delay circuits connected in series to sequentially delay an input video signal; a first contour signal generation circuit that generates a first contour signal from the output signal of the delay circuit; and a second contour signal generation circuit that generates a second contour signal from the output signals of the first, second, and third delay circuits. an adding circuit that adds the first contour signal and the second contour signal to output a third contour signal; and an adder circuit that adds the first contour signal and the second contour signal to output a third contour signal; an output signal of the delay circuit, and is controlled by the third contour signal to form and output a video signal in which a portion corresponding to the contour of the image is steeper than the input video signal; An image quality improvement circuit characterized by being equipped with. 2. The image quality improvement circuit according to claim 1, wherein the first
The contour signal generating circuit generates the second contour signal from the input video signal.
a first subtraction circuit that subtracts the output signal of the fourth delay circuit from the output signal of the second delay circuit; and a second subtraction circuit that subtracts the output signal of the fourth delay circuit from the output signal of the second delay circuit. An image quality improvement circuit comprising: a third subtraction circuit that subtracts the output signal of the first subtraction circuit from the output signal of the circuit and outputs this as the first contour signal. 3. The image quality improvement circuit according to claim 1, wherein the second
The contour signal generation circuit includes a fourth subtraction circuit that subtracts the output signal of the second delay circuit from the output signal of the first delay circuit, and a fourth subtraction circuit that subtracts the output signal of the second delay circuit from the output signal of the second delay circuit.
a fifth subtraction circuit that subtracts the output signal of the delay circuit, and subtracts the output signal of the fourth subtraction circuit from the output signal of the fifth subtraction circuit, and outputs this as the second contour signal. An image quality improvement circuit comprising: a sixth subtraction circuit. 4. The image quality improvement circuit according to claim 1, wherein the first
and a fourth delay circuit having equal delay times, and the second and third delay circuits having equal delay times.
JP63199802A 1988-08-12 1988-08-12 Image quality improvement circuit Expired - Fee Related JP2619492B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63199802A JP2619492B2 (en) 1988-08-12 1988-08-12 Image quality improvement circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63199802A JP2619492B2 (en) 1988-08-12 1988-08-12 Image quality improvement circuit

Publications (2)

Publication Number Publication Date
JPH0250577A true JPH0250577A (en) 1990-02-20
JP2619492B2 JP2619492B2 (en) 1997-06-11

Family

ID=16413873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63199802A Expired - Fee Related JP2619492B2 (en) 1988-08-12 1988-08-12 Image quality improvement circuit

Country Status (1)

Country Link
JP (1) JP2619492B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05136663A (en) * 1991-11-12 1993-06-01 Mitsubishi Electric Corp Waveform response improvement circuit
US5581305A (en) * 1992-01-21 1996-12-03 Samsung Electronics Co., Ltd. Automatic picture quality compensating method and apparatus

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6392468U (en) * 1986-12-05 1988-06-15
JPS63160470A (en) * 1986-12-24 1988-07-04 Sony Corp Image enhancer circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6392468U (en) * 1986-12-05 1988-06-15
JPS63160470A (en) * 1986-12-24 1988-07-04 Sony Corp Image enhancer circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05136663A (en) * 1991-11-12 1993-06-01 Mitsubishi Electric Corp Waveform response improvement circuit
US5581305A (en) * 1992-01-21 1996-12-03 Samsung Electronics Co., Ltd. Automatic picture quality compensating method and apparatus

Also Published As

Publication number Publication date
JP2619492B2 (en) 1997-06-11

Similar Documents

Publication Publication Date Title
JP2865705B2 (en) Outline correction circuit and image device using the same
JPH04284069A (en) Horizontal outline compensation circuit
JPH0514469B2 (en)
US5491520A (en) Contour correcting circuit for sharpening rising and falling edges of video signals
JPH055725Y2 (en)
JPH0250577A (en) Image quality improvement circuit
JP3343405B2 (en) Image contour enhancer
JPS63198483A (en) Picture-quality adjusting circuit
JP2551205B2 (en) Contour correction circuit
JP2871323B2 (en) Video signal processing device
JP2755112B2 (en) Contour correction circuit
JPS60114090A (en) Vertical contour correction device
JPH0787549B2 (en) Self key device
JP3314579B2 (en) Horizontal contour enhancement signal processing circuit
JP3062516B2 (en) Picture quality adjustment circuit for television
JP2675118B2 (en) Image quality improvement circuit
KR950004113B1 (en) Edge compensation signal generating apparatus
JP3384154B2 (en) Horizontal contour enhancement signal processing circuit
JP3233331B2 (en) Contour correction circuit
JP2938258B2 (en) Image quality correction circuit
JPH03254284A (en) Horizontal contour emphasis circuit
JPH0683483B2 (en) Comb filter
JPH0438077A (en) Contour correcting circuit
JP2874698B2 (en) Non-linear distortion compensator
JP2002237965A (en) Contour correction circuit

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees