JPH0252893B2 - - Google Patents

Info

Publication number
JPH0252893B2
JPH0252893B2 JP17298682A JP17298682A JPH0252893B2 JP H0252893 B2 JPH0252893 B2 JP H0252893B2 JP 17298682 A JP17298682 A JP 17298682A JP 17298682 A JP17298682 A JP 17298682A JP H0252893 B2 JPH0252893 B2 JP H0252893B2
Authority
JP
Japan
Prior art keywords
gate
digital
input
logic circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP17298682A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5962223A (ja
Inventor
Takeshi Ogura
Shinichiro Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP17298682A priority Critical patent/JPS5962223A/ja
Publication of JPS5962223A publication Critical patent/JPS5962223A/ja
Publication of JPH0252893B2 publication Critical patent/JPH0252893B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP17298682A 1982-10-01 1982-10-01 論理回路 Granted JPS5962223A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17298682A JPS5962223A (ja) 1982-10-01 1982-10-01 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17298682A JPS5962223A (ja) 1982-10-01 1982-10-01 論理回路

Publications (2)

Publication Number Publication Date
JPS5962223A JPS5962223A (ja) 1984-04-09
JPH0252893B2 true JPH0252893B2 (fr) 1990-11-15

Family

ID=15952051

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17298682A Granted JPS5962223A (ja) 1982-10-01 1982-10-01 論理回路

Country Status (1)

Country Link
JP (1) JPS5962223A (fr)

Also Published As

Publication number Publication date
JPS5962223A (ja) 1984-04-09

Similar Documents

Publication Publication Date Title
JP2717111B2 (ja) 送信ゲート直列マルチプレクサ
US5338983A (en) Application specific exclusive of based logic module architecture for FPGAs
CA1299681C (fr) Reseau logique programmable statique a precharge automatique
US4523292A (en) Complementary FET ripple carry binary adder circuit
JPH0215088B2 (fr)
EP0372749A2 (fr) Circuit intégré semi-conducteur
US3932734A (en) Binary parallel adder employing high speed gating circuitry
EP0097779B1 (fr) Circuit logique
JPS6084015A (ja) 同期式アツプ／ダウンカウンタ
JP3417638B2 (ja) ベクトル論理方法
US3900742A (en) Threshold logic using complementary mos device
JPS63102510A (ja) 排他的ｏｒゲートおよび／または排他的ｎｏｒゲートを構成する組合せ回路
JPS6159014B2 (fr)
US4831578A (en) Binary adder
US7325025B2 (en) Look-ahead carry adder circuit
US5646555A (en) Pipeline structure using positive edge and negative edge flip-flops to decrease the size of a logic block
US4564772A (en) Latching circuit speed-up technique
JPH0252893B2 (fr)
US5140546A (en) Adder circuit apparatus
US7002493B2 (en) Boolean logic tree reduction circuit
EP0875092A1 (fr) Circuits logiques
JP2552028B2 (ja) 加算器
US4621370A (en) Binary synchronous count and clear bit-slice module
JPH04105412A (ja) フリップフロップ
JPS6032212B2 (ja) 入力信号数チェック回路