JPH0268467U - - Google Patents

Info

Publication number
JPH0268467U
JPH0268467U JP14763088U JP14763088U JPH0268467U JP H0268467 U JPH0268467 U JP H0268467U JP 14763088 U JP14763088 U JP 14763088U JP 14763088 U JP14763088 U JP 14763088U JP H0268467 U JPH0268467 U JP H0268467U
Authority
JP
Japan
Prior art keywords
circuit
board
control device
circuit components
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14763088U
Other languages
Japanese (ja)
Other versions
JPH0727647Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988147630U priority Critical patent/JPH0727647Y2/en
Publication of JPH0268467U publication Critical patent/JPH0268467U/ja
Application granted granted Critical
Publication of JPH0727647Y2 publication Critical patent/JPH0727647Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Structure Of Printed Boards (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案に係る制御装置を電子写真複写
機の制御装置に適用した実施例の説明図、第2図
は第1図の制御装置のASICを制御装置の筺体
に取り付けた状態を示す要部断面図、第3図は第
1図のASICの内部構成を示す斜視図、第4図
はASIC化される回路デバイスおよびASIC
と他の回路との接続構成を示す説明図、第5図は
第1図のASICのチツプがワイヤボンデイング
されるパターンの一部を示す詳細図、第6図は第
1図のASICの外観を示す斜視図である。 1…制御装置、2…筺体、3…制御回路、4a
…ASIC、4b…拡張回路基板、5…基板、6
…金属版、7…絶縁層、8…回路パターン、9…
回路デバイス、10…シングルチツプCPU、1
1…コネクタ、12…ピン、18…ハーネス。
Fig. 1 is an explanatory diagram of an embodiment in which the control device according to the present invention is applied to a control device of an electrophotographic copying machine, and Fig. 2 shows a state in which the ASIC of the control device of Fig. 1 is attached to the casing of the control device. 3 is a perspective view showing the internal structure of the ASIC in FIG. 1, and FIG. 4 is a circuit device to be converted into an ASIC and the ASIC.
5 is a detailed diagram showing a part of the wire bonding pattern for the ASIC chip shown in FIG. 1, and FIG. FIG. DESCRIPTION OF SYMBOLS 1... Control device, 2... Housing, 3... Control circuit, 4a
...ASIC, 4b...Expansion circuit board, 5...Board, 6
...Metal plate, 7...Insulating layer, 8...Circuit pattern, 9...
Circuit device, 10...Single chip CPU, 1
1...Connector, 12...Pin, 18...Harness.

Claims (1)

【実用新案登録請求の範囲】 少なくとも一枚の基板上に集積された混成集積
回路と、上記基板とは別の回路基板上に実装され
た回路部品よりなる回路と、この回路基板外に配
置された回路部品とにより構成される制御回路を
有する制御装置であつて、 上記別の回路基板上の各回路部品に各々接続さ
れるべき端子の全てが、混成集積回路の基板の一
側に集合して配列され、該基板の他側には、上記
回路基板外の回路部品に各々接続されるべき端子
の全てが集合して配列された基板構造を有するこ
とを特徴とする制御装置。
[Claims for Utility Model Registration] A hybrid integrated circuit integrated on at least one board, a circuit consisting of circuit components mounted on a circuit board other than the above board, and a circuit consisting of circuit components mounted on a circuit board other than the above board, and A control device having a control circuit consisting of circuit components and circuit components, wherein all the terminals to be connected to each circuit component on the separate circuit board are gathered on one side of the hybrid integrated circuit board. 1. A control device having a board structure in which all terminals to be connected to circuit components outside the circuit board are collectively arranged on the other side of the board.
JP1988147630U 1988-11-12 1988-11-12 Control device Expired - Fee Related JPH0727647Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988147630U JPH0727647Y2 (en) 1988-11-12 1988-11-12 Control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988147630U JPH0727647Y2 (en) 1988-11-12 1988-11-12 Control device

Publications (2)

Publication Number Publication Date
JPH0268467U true JPH0268467U (en) 1990-05-24
JPH0727647Y2 JPH0727647Y2 (en) 1995-06-21

Family

ID=31418212

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988147630U Expired - Fee Related JPH0727647Y2 (en) 1988-11-12 1988-11-12 Control device

Country Status (1)

Country Link
JP (1) JPH0727647Y2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5030056A (en) * 1973-07-19 1975-03-26

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5030056A (en) * 1973-07-19 1975-03-26

Also Published As

Publication number Publication date
JPH0727647Y2 (en) 1995-06-21

Similar Documents

Publication Publication Date Title
JPS6073269U (en) Electronic component mounting structure
JPS60169849U (en) Integrated circuit mounting structure
JPH0221754U (en)
JPH0284371U (en)
JPH032564U (en)
JPS6433752U (en)
JPH0289852U (en)
JPS62197881U (en)
JPS6175156U (en)
JPS6337082U (en)
JPS6247171U (en)
JPS62160468U (en)
JPH0213731U (en)
JPH02110350U (en)
JPH033770U (en)
JPS6138954U (en) semiconductor equipment
JPS5944054U (en) electronic circuit element
JPS6163870U (en)
JPH01146488U (en)
JPS59138264U (en) Wiring board equipment
JPH0476077U (en)
JPS63174474U (en)
JPS58129662U (en) Printed wiring board connection structure
JPS642468U (en)
JPH01156563U (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees