JPH02733B2 - - Google Patents

Info

Publication number
JPH02733B2
JPH02733B2 JP59006581A JP658184A JPH02733B2 JP H02733 B2 JPH02733 B2 JP H02733B2 JP 59006581 A JP59006581 A JP 59006581A JP 658184 A JP658184 A JP 658184A JP H02733 B2 JPH02733 B2 JP H02733B2
Authority
JP
Japan
Prior art keywords
data
synchronization
address
array
indicator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59006581A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60151776A (ja
Inventor
Tsutomu Hoshino
Tomonori Shirakawa
Toshio Kawai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shingijutsu Kaihatsu Jigyodan
Original Assignee
Shingijutsu Kaihatsu Jigyodan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shingijutsu Kaihatsu Jigyodan filed Critical Shingijutsu Kaihatsu Jigyodan
Priority to JP59006581A priority Critical patent/JPS60151776A/ja
Publication of JPS60151776A publication Critical patent/JPS60151776A/ja
Publication of JPH02733B2 publication Critical patent/JPH02733B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP59006581A 1984-01-18 1984-01-18 複合コンピユ−タシステム Granted JPS60151776A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59006581A JPS60151776A (ja) 1984-01-18 1984-01-18 複合コンピユ−タシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59006581A JPS60151776A (ja) 1984-01-18 1984-01-18 複合コンピユ−タシステム

Publications (2)

Publication Number Publication Date
JPS60151776A JPS60151776A (ja) 1985-08-09
JPH02733B2 true JPH02733B2 (2) 1990-01-09

Family

ID=11642290

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59006581A Granted JPS60151776A (ja) 1984-01-18 1984-01-18 複合コンピユ−タシステム

Country Status (1)

Country Link
JP (1) JPS60151776A (2)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4809169A (en) * 1986-04-23 1989-02-28 Advanced Micro Devices, Inc. Parallel, multiple coprocessor computer architecture having plural execution modes
US5339396A (en) * 1987-11-18 1994-08-16 Hitachi, Ltd. Interconnection network and crossbar switch for the same
JPH086777B2 (ja) * 1991-02-14 1996-01-29 東海ゴム工業株式会社 流体封入式マウント装置の製作方法
JP2579594Y2 (ja) * 1991-05-09 1998-08-27 鹿島建設株式会社 シェルター

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5755445A (en) * 1980-09-18 1982-04-02 Nippon Telegr & Teleph Corp <Ntt> Communication control processor
JPS58201166A (ja) * 1982-05-19 1983-11-22 Okuma Mach Works Ltd マルチプロセツサ方式

Also Published As

Publication number Publication date
JPS60151776A (ja) 1985-08-09

Similar Documents

Publication Publication Date Title
US4488227A (en) Program counter stacking method and apparatus for nested subroutines and interrupts
US4674032A (en) High-performance pipelined stack with over-write protection
US3909797A (en) Data processing system utilizing control store unit and push down stack for nested subroutines
US5197140A (en) Sliced addressing multi-processor and method of operation
US6070003A (en) System and method of memory access in apparatus having plural processors and plural memories
EP0605401B1 (en) Parallel computer system using a SIMD method
JPS62208158A (ja) マルチプロセツサシステム
EP0410435A2 (en) Simplified synchronous mesh processor
CA1264493A1 (en) Digital computer with parallel processors
EP0211614A2 (en) Loop control mechanism for a scientific processor
EP0172522B1 (en) Data processing machine suitable for high-speed processing
EP0147857A2 (en) Parallel data processing system
JPH0233191B2 (2)
JPH03144783A (ja) 入出力システム
US4251859A (en) Data processing system with an enhanced pipeline control
JPS5960652A (ja) デ−タ処理装置
US3340513A (en) Instruction and operand processing
US3706077A (en) Multiprocessor type information processing system with control table usage indicator
US3710349A (en) Data transferring circuit arrangement for transferring data between memories of a computer system
US3818460A (en) Extended main memory addressing apparatus
JP2008217061A (ja) Ｓｉｍｄ型マイクロプロセッサ
JPH02733B2 (2)
US3354430A (en) Memory control matrix
US4945469A (en) High speed stack circuit for register data in a microcomputer
US5765012A (en) Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term