JPH0289545U - - Google Patents
Info
- Publication number
- JPH0289545U JPH0289545U JP16973988U JP16973988U JPH0289545U JP H0289545 U JPH0289545 U JP H0289545U JP 16973988 U JP16973988 U JP 16973988U JP 16973988 U JP16973988 U JP 16973988U JP H0289545 U JPH0289545 U JP H0289545U
- Authority
- JP
- Japan
- Prior art keywords
- output
- address
- mpu
- absolute
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 3
- 238000012544 monitoring process Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Executing Machine-Instructions (AREA)
Description
第１図は本考案の一実施例のブロツク図、第２
図は第１図の実施例のメモリマツプ、第３図は従
来例のメモリマツプである。
１……検知手段、２……出力手段、３……ＭＰ
Ｕ、４……加算器。
Fig. 1 is a block diagram of an embodiment of the present invention;
The figure shows a memory map of the embodiment shown in FIG. 1, and FIG. 3 shows a memory map of the conventional example. 1...Detection means, 2...Output means, 3...MP
U, 4... Adder.
Claims (1)
れるものであつて、 バスラインをモニタしてアブソリユートシヨー
ト命令を検知する検知手段と、 前記検知手段の出力に基づいて、アブソリユー
トシヨート命令であるときには、予め設定されて
いるオフセツトアドレスを出力する出力手段と、 前記ＭＰＵからのアドレスを前記出力手段から
出力されるオフセツトアドレスとを加算して物理
アドレスを生成する生成手段とを具備したことを
特徴とするメモリアクセス回路。[Claims for Utility Model Registration] A computer system having an MPU is provided with a detection means for detecting an absolute shot command by monitoring a bus line, and an absolute shot command based on the output of the detection means. When the instruction is a shortcut instruction, output means outputs a preset offset address; and generation means generates a physical address by adding the address from the MPU to the offset address output from the output means. A memory access circuit comprising:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16973988U JPH0289545U (en) | 1988-12-27 | 1988-12-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16973988U JPH0289545U (en) | 1988-12-27 | 1988-12-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0289545U true JPH0289545U (en) | 1990-07-16 |
Family
ID=31460066
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16973988U Pending JPH0289545U (en) | 1988-12-27 | 1988-12-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0289545U (en) |
-
1988
- 1988-12-27 JP JP16973988U patent/JPH0289545U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0289545U (en) | ||
| JPS5326632A (en) | Common memory control unit | |
| JPH0210800U (en) | ||
| JPS6274956U (en) | ||
| JPS63168549U (en) | ||
| JPH026323U (en) | ||
| JPS6384650U (en) | ||
| JPS63179547U (en) | ||
| JPS62195863U (en) | ||
| JPH0238641U (en) | ||
| JPH0350262U (en) | ||
| JPS59169610U (en) | Satellite attitude control device | |
| JPH01113747U (en) | ||
| JPH0280851U (en) | ||
| JPS59118200U (en) | bubble memory device | |
| JPS60131060U (en) | Image processing device | |
| JPH03123292U (en) | ||
| JPH01106938U (en) | ||
| JPH02149443U (en) | ||
| JPS60123003U (en) | numerical control device | |
| JPS6228262U (en) | ||
| JPH0478646U (en) | ||
| JPS62201860U (en) | ||
| JPS6399945U (en) | ||
| JPS6160349U (en) |