JPH029939U - - Google Patents

Info

Publication number
JPH029939U
JPH029939U JP8839788U JP8839788U JPH029939U JP H029939 U JPH029939 U JP H029939U JP 8839788 U JP8839788 U JP 8839788U JP 8839788 U JP8839788 U JP 8839788U JP H029939 U JPH029939 U JP H029939U
Authority
JP
Japan
Prior art keywords
control card
connection information
gate array
circuit connection
storage device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8839788U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8839788U priority Critical patent/JPH029939U/ja
Publication of JPH029939U publication Critical patent/JPH029939U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
JP8839788U 1988-07-01 1988-07-01 Pending JPH029939U (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8839788U JPH029939U (fr) 1988-07-01 1988-07-01

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8839788U JPH029939U (fr) 1988-07-01 1988-07-01

Publications (1)

Publication Number Publication Date
JPH029939U true JPH029939U (fr) 1990-01-23

Family

ID=31312963

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8839788U Pending JPH029939U (fr) 1988-07-01 1988-07-01

Country Status (1)

Country Link
JP (1) JPH029939U (fr)

Similar Documents

Publication Publication Date Title
WO2002000343A3 (fr) Procede et systeme d'automatisation de conception de systemes microfluidiques
CN112613257A (zh) 验证方法、装置、电子设备和计算机可读存储介质
US5995740A (en) Method for capturing ASIC I/O pin data for tester compatibility analysis
US5278770A (en) Method for generating input data for an electronic circuit simulator
Abugharbieh et al. Integrating multiple state‐of‐the‐art computer‐aided design tools in microelectronics circuit design classes
JP2007528069A5 (fr)
CN115391181A (zh) 一种soc芯片的验证方法
JPS58205870A (ja) 論理回路シミユレ−シヨン装置
US5774380A (en) State capture/reuse for verilog simulation of high gate count ASIC
US6813751B2 (en) Creating standard VHDL test environments
JP4544118B2 (ja) 回路検証システムと方法、及びプログラム
CN114492262B (zh) 一种芯片仿真装置
US20020013688A1 (en) Back annotation apparatus for carrying out a simulation based on the extraction result in regard to parasitic elements
JP2908201B2 (ja) 波形データ変換方式
JP2539049B2 (ja) 諭理シミュレ―ション装置
JPH025191A (ja) Ｉｃカード・シミュレータ
Hellberg et al. System oriented VLSI curriculum at KTH
Bechtolsheim Interactive specification of structured designs
JP2009140028A (ja) ハードウェア検証用プログラミング記述生成装置、ハードウェア検証用プログラミング記述生成方法、制御プログラムおよび可読記録媒体
JP2594689B2 (ja) シミュレーション装置およびその方法
Yu VLSI design and CAD technology in Korea
Herbert et al. EDSAC Replica Project
JPH08287113A (ja) シミュレーションモデル作成方式
Weber A tool for computer design
JPH01147736A (ja) 論理シミユレーシヨンシステム