JPH03101522U - - Google Patents

Info

Publication number
JPH03101522U
JPH03101522U JP1045390U JP1045390U JPH03101522U JP H03101522 U JPH03101522 U JP H03101522U JP 1045390 U JP1045390 U JP 1045390U JP 1045390 U JP1045390 U JP 1045390U JP H03101522 U JPH03101522 U JP H03101522U
Authority
JP
Japan
Prior art keywords
mounting surface
electronic circuit
groove
wiring
mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1045390U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1045390U priority Critical patent/JPH03101522U/ja
Publication of JPH03101522U publication Critical patent/JPH03101522U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Structure Of Printed Boards (AREA)
  • Wire Bonding (AREA)
JP1045390U 1990-02-05 1990-02-05 Pending JPH03101522U (cs)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1045390U JPH03101522U (cs) 1990-02-05 1990-02-05

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1045390U JPH03101522U (cs) 1990-02-05 1990-02-05

Publications (1)

Publication Number Publication Date
JPH03101522U true JPH03101522U (cs) 1991-10-23

Family

ID=31514022

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1045390U Pending JPH03101522U (cs) 1990-02-05 1990-02-05

Country Status (1)

Country Link
JP (1) JPH03101522U (cs)

Similar Documents

Publication Publication Date Title
JPH03101522U (cs)
JPS5944063U (ja) 印刷配線基板
JPH0270464U (cs)
JPH0430720U (cs)
JPS60103903U (ja) ストリツプ線路を有するプリント基板
JPS6078172U (ja) フレキシブル基板の接続構造
JPH0485742U (cs)
JPS62170646U (cs)
JPH0321856U (cs)
JPH03124643U (cs)
JPH0211333U (cs)
JPH03117928U (cs)
JPH0213771U (cs)
JPS6413174U (cs)
JPH0467372U (cs)
JPS63164239U (cs)
JPS62157072U (cs)
JPS59171350U (ja) 半導体素子の実装構造
JPH0270459U (cs)
JPS6448067U (cs)
JPH01156438U (cs)
JPS5877084U (ja) 回路基板
JPS61140574U (cs)
JPS6294617U (cs)
JPH0468555U (cs)