JPH03123292U - - Google Patents
Info
- Publication number
- JPH03123292U JPH03123292U JP3297490U JP3297490U JPH03123292U JP H03123292 U JPH03123292 U JP H03123292U JP 3297490 U JP3297490 U JP 3297490U JP 3297490 U JP3297490 U JP 3297490U JP H03123292 U JPH03123292 U JP H03123292U
- Authority
- JP
- Japan
- Prior art keywords
- logic
- measurement
- random access
- loaded
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 claims description 3
- 238000005259 measurement Methods 0.000 claims 3
- 238000009532 heart rate measurement Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Testing Or Calibration Of Command Recording Devices (AREA)
- Measurement Of Unknown Time Intervals (AREA)
Description
第１図は本考案の一実施例の構成図、第２図は
第１図の動作を説明するための第１図の要部構成
図である。
１……ロジツク生成デバイス、２……リードオ
ンリメモリ（ＲＯＭ）、３……ホストコンピユー
タ、４……フロントエンド部、５……入力端子、
６……ランダムアクセスメモリ（ＲＡＭ）、７…
…システムバスインターフエース、８……システ
ムバス、９……クロツク生成部。
FIG. 1 is a block diagram of an embodiment of the present invention, and FIG. 2 is a block diagram of the main parts of FIG. 1 for explaining the operation of FIG. 1. 1...Logic generation device, 2...Read only memory (ROM), 3...Host computer, 4...Front end section, 5...Input terminal,
6... Random access memory (RAM), 7...
...System bus interface, 8...System bus, 9...Clock generator.
Claims (1)
ジツクを生成し、生成された計測ロジツクに従つ
て所定のパルス計測動作を実行するロジツク生成
デバイスと、 該ロジツク生成デバイスに選択的にロードされ
る各種のパルス計測モードに対応したロジツクデ
ータが格納されたリードオンリメモリと、 前記ロジツク全成デバイスの計測結果を選択的
に一時格納するランダムアクセスメモリと、 これらロジツク生成デバイス、リードオンリメ
モリ及びランダムアクセスメモリ相互間のデータ
授受を制御するホストコンピユータ、 とで構成されたことを特徴とするパルス計測装置
。[Claims for Utility Model Registration] A logic generation device that generates measurement logic based on loaded logic data and executes a predetermined pulse measurement operation according to the generated measurement logic; A read-only memory that stores logic data corresponding to the various pulse measurement modes to be loaded; a random access memory that selectively temporarily stores the measurement results of the logic generation devices; A pulse measuring device comprising: a host computer that controls data transfer between random access memories;
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3297490U JP2538671Y2 (en) | 1990-03-29 | 1990-03-29 | Pulse measuring device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3297490U JP2538671Y2 (en) | 1990-03-29 | 1990-03-29 | Pulse measuring device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03123292U true JPH03123292U (en) | 1991-12-16 |
| JP2538671Y2 JP2538671Y2 (en) | 1997-06-18 |
Family
ID=31536282
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3297490U Expired - Lifetime JP2538671Y2 (en) | 1990-03-29 | 1990-03-29 | Pulse measuring device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2538671Y2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006304587A (en) * | 2005-03-22 | 2006-11-02 | Honda Motor Co Ltd | Electric motor and electric power steering device |
-
1990
- 1990-03-29 JP JP3297490U patent/JP2538671Y2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006304587A (en) * | 2005-03-22 | 2006-11-02 | Honda Motor Co Ltd | Electric motor and electric power steering device |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2538671Y2 (en) | 1997-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH03123292U (en) | ||
| JPH02149445U (en) | ||
| JPS6339754U (en) | ||
| JPS6348246U (en) | ||
| JPS6214541U (en) | ||
| JPS6142649U (en) | data transfer device | |
| JPS62195863U (en) | ||
| JPS59147236U (en) | Interface control device | |
| JPH0181794U (en) | ||
| JPH0482735U (en) | ||
| JPS62112742U (en) | ||
| JPH0391053A (en) | Dma transfer control system | |
| JPH03104249U (en) | ||
| JPH0166697U (en) | ||
| JPS635542U (en) | ||
| JPH0235399U (en) | ||
| JPH0466646U (en) | ||
| JPH0354058U (en) | ||
| JPS59118048U (en) | Bidirectional direct memory access transfer circuit | |
| JPH0428351U (en) | ||
| JPH02123644U (en) | ||
| JPS63168549U (en) | ||
| JPH0452252U (en) | ||
| JPS61172325U (en) | ||
| JPS6312242U (en) |