JPH03162018A - frequency stabilizer - Google Patents

frequency stabilizer

Info

Publication number
JPH03162018A
JPH03162018A JP1301729A JP30172989A JPH03162018A JP H03162018 A JPH03162018 A JP H03162018A JP 1301729 A JP1301729 A JP 1301729A JP 30172989 A JP30172989 A JP 30172989A JP H03162018 A JPH03162018 A JP H03162018A
Authority
JP
Japan
Prior art keywords
frequency
signal
oscillator
local oscillation
control voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1301729A
Other languages
Japanese (ja)
Inventor
Hiroo Inoue
井上 博雄
Hideyuki Fukuda
秀之 福田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP1301729A priority Critical patent/JPH03162018A/en
Publication of JPH03162018A publication Critical patent/JPH03162018A/en
Pending legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Transceivers (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、自動車電話装置、構内コードレス電話装置、
MCA無線装置等に利用する周波数補正装置、MCA無
線装置等の無線機は、所望の周波数の無線信号を送受信
するために局部発振周波数の信号を出力するシンセザイ
ザを備えており、受信の場合には高周波信号と局部発振
周波数の信号を混合して第1、第2中間周波信号、低周
波信号に変換したり、送信の場合には低周波信号、第2
、第1中間周波信号と局部発振周波数の信号により所望
の周波数の高周波信号に変換するように構成されている
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a car telephone device, a local cordless telephone device,
Frequency correction devices used in MCA radio equipment, etc., and radio equipment such as MCA radio equipment are equipped with a synthesizer that outputs a signal at a local oscillation frequency in order to transmit and receive a radio signal at a desired frequency. A high frequency signal and a local oscillation frequency signal are mixed and converted into first and second intermediate frequency signals and a low frequency signal, and in the case of transmission, a low frequency signal and a second intermediate frequency signal are mixed.
, is configured to convert the first intermediate frequency signal and the local oscillation frequency signal into a high frequency signal of a desired frequency.

シンセサイザは、基準周波数の信号を発生する温度制御
水晶発振器(TCXO)と、この温度制御水晶発振器か
らの基準周波数の信号をロックし、高周波帯域(RF)
における局部発振周波数の信号を出力するPLL回路よ
り概略構成され、PLL回路は、局部発振周波数の信号
を出力する電圧制御発振器( VCO )と、このVC
Oと温度制御水晶発振器からの信号の位相差に応じた信
号を出力する位相比較器と、この位相差に応じた信号を
電圧に変換してVCOの制御信号として出力するループ
フィルタなどにより構成される。
A synthesizer uses a temperature controlled crystal oscillator (TCXO) that generates a reference frequency signal, and locks the reference frequency signal from this temperature controlled crystal oscillator to generate a high frequency band (RF) signal.
The PLL circuit is generally composed of a PLL circuit that outputs a signal at a local oscillation frequency, and a voltage controlled oscillator (VCO) that outputs a signal at a local oscillation frequency, and a
It consists of a phase comparator that outputs a signal according to the phase difference between the signals from the O and the temperature-controlled crystal oscillator, and a loop filter that converts the signal according to this phase difference into a voltage and outputs it as a control signal for the VCO. Ru.

ここで、温度制御水晶発振器(TCX○)や電圧制御発
振器(VCO)が発生する周波数は、温度変化や経年変
化により変動するので、RC回路等のハードウエアを切
り替えて、温度制御水晶発振器( TCXO )や電圧
制御発振器(VCO)が発生ずる周波数を安定化する装
置が用いられている。
Here, the frequencies generated by the temperature controlled crystal oscillator (TCX○) and voltage controlled oscillator (VCO) fluctuate due to temperature changes and changes over time, so by switching hardware such as RC circuits, the temperature controlled crystal oscillator (TCX ) and voltage controlled oscillators (VCOs).

発明が解決しようとする課題 しかしながら、上記従来の周波数安定化装置では、RC
回路等のハートウエアを切り替えるので、例えば制御電
圧がステップ状に制御され、したがって、周波数を最適
に安定化することができないという問題点がある。
Problems to be Solved by the Invention However, in the above conventional frequency stabilizing device, the RC
Since hardware such as circuits is switched, for example, the control voltage is controlled in a stepwise manner, and therefore, there is a problem that the frequency cannot be optimally stabilized.

本発明は上記従来の問題点を解決するものであり、送信
周波数を最適に安定化することができる周波数安定化装
置を提供することを目的とする。
The present invention solves the above conventional problems, and aims to provide a frequency stabilizing device that can optimally stabilize a transmission frequency.

課題を解決するための手段 本発明は上記目的を達成するために、制御電圧に応じて
送信波の基準周波数を発生する発振器と、受信波の周波
数を測定する手段とを備え、Cpuが受信波の周波数に
より発振器の基準周波数を算出し、基準周波数に応じた
制御電圧を発振器に印加するようにしたものである。
Means for Solving the Problems In order to achieve the above object, the present invention includes an oscillator that generates a reference frequency of a transmitted wave according to a control voltage, and means for measuring the frequency of a received wave, so that a CPU can measure the frequency of the received wave. The reference frequency of the oscillator is calculated based on the frequency of , and a control voltage corresponding to the reference frequency is applied to the oscillator.

作用 本発明は上記構威により、受信波と送信波の周波数は一
定の関係があり、また、受信波の周波数が基地局の正確
な基準周波数に基づいて送信されるので、正確な送信波
の周波数を算出することができる。
According to the above structure, the frequency of the received wave and the transmitted wave have a certain relationship, and since the frequency of the received wave is transmitted based on the accurate reference frequency of the base station, the frequency of the received wave is transmitted based on the accurate reference frequency of the base station. Frequency can be calculated.

また、CPUが発振器の制?n電圧を制御するので、送
信周波数をリアルタイムで制御することができ、したが
って、送信周波数を最適に安定化することができる。更
に、発振器の制御電圧特性が変化しても、CPUが発振
器の基準周波数を計数ことにより、送信周波数を最適に
安定化することができる。
Also, does the CPU control the oscillator? Since the n voltage is controlled, the transmission frequency can be controlled in real time, and therefore the transmission frequency can be optimally stabilized. Furthermore, even if the control voltage characteristics of the oscillator change, the CPU counts the reference frequency of the oscillator, so that the transmission frequency can be optimally stabilized.

実施例 以下、図面を参照して本発明の実施例を説明する。第1
図は、本発明に係る周波数安定化装置の一実施例を示す
ブロック図、第2図は、第1図のCPUの動作を説明す
るためのフローチャートである。
Embodiments Hereinafter, embodiments of the present invention will be described with reference to the drawings. 1st
FIG. 2 is a block diagram showing an embodiment of the frequency stabilizing device according to the present invention, and FIG. 2 is a flowchart for explaining the operation of the CPU shown in FIG. 1.

第1図において、1は、ダブルスーパヘテログイン方式
の無線機の受信系(図示省略)からの第2中間周波数(
IP)をカウントするカウンタ、2は、第1中間周波数
を第2中間周波数に変換するための第2局部発振周波数
( Local )をカウントするカウンタである。た
がって、カウンタ1は、受信波に比例した第2中間周波
数をカウントするので、受信波の周波数を検出すること
ができ、また、カウンタl、2はそれぞれ、受信波より
低い周波数の第2中間周波数、第2局部発振周波数をカ
ウントするので、安価な構成で良い。
In FIG. 1, reference numeral 1 indicates a second intermediate frequency (
The counter 2 that counts IP) is a counter that counts the second local oscillation frequency (Local) for converting the first intermediate frequency to the second intermediate frequency. Therefore, since counter 1 counts the second intermediate frequency proportional to the received wave, it can detect the frequency of the received wave, and counters l and 2 each count the second intermediate frequency proportional to the received wave. Since the frequency and the second local oscillation frequency are counted, an inexpensive configuration is sufficient.

3は、制御電圧に応じて、シンセサイザ(図示省略)の
基準周波数を発生する温度制御水晶発振器(TCXO)
であり、この基準周波数は、シンセサイザの位相比較器
(図示省I! )に出力される。シンセサイザは、第1
、第2局部発振周波数の信号を発生し、したかって、受
信部は、高周波信号と局部発振周波数の信号を混合して
第1、第2中間周波信号、低周波信号に変換したり、送
信部(図示省路)は、低周波信号、第2、第1中間周波
信号と局部発振周波数の信号により所望の周波数の高周
波信号に変換する。
3 is a temperature controlled crystal oscillator (TCXO) that generates a reference frequency for a synthesizer (not shown) according to a control voltage.
This reference frequency is output to a phase comparator (not shown) of the synthesizer. The synthesizer is the first
, generates a signal at the second local oscillation frequency, and the receiving section mixes the high frequency signal and the signal at the local oscillation frequency to convert it into first and second intermediate frequency signals and a low frequency signal, and the transmitting section (not shown) converts the low frequency signal, the second and first intermediate frequency signals, and the local oscillation frequency signal into a high frequency signal of a desired frequency.

4は、温度制御水晶発振器3の出力信号をクロツクとし
てカウンタ1、2を所定の時間毎にリセットするタイマ
、5は、後述するように、カウンタ1、2のカウント値
に応じて温度制御水晶発振器3の制御電圧を制御する中
央処理装置(cpU)であり、CPU5は、カウンタ1
、2のカウント値を記憶するためのエリアやその他作業
エリアを有するメモリを有する。6は、CPU!5によ
り制御される電圧をアナログ値に変換して温度制御水晶
発振器3に印加するためのD/A変換器である。
4 is a timer that resets counters 1 and 2 at predetermined time intervals using the output signal of temperature-controlled crystal oscillator 3 as a clock, and 5 is a temperature-controlled crystal oscillator according to the count values of counters 1 and 2, as described later. The CPU 5 is a central processing unit (cpU) that controls the control voltage of the counter 1.
, 2, and a memory having an area for storing count values of 2 and other work areas. 6 is CPU! This is a D/A converter for converting the voltage controlled by 5 into an analog value and applying it to the temperature controlled crystal oscillator 3.

次に、第2図を参照して上記実施例の動作、特にCPU
5の動作を説明する。
Next, referring to FIG. 2, we will explain the operation of the above embodiment, especially the CPU.
The operation of step 5 will be explained.

第2図において、カウンタ1、2がそれそれ第2中間周
波数、第2局部発振周波数のカウントを開始し(ステッ
プ11)、カウントを終了すると(ステップ12)、カ
ウンタ1、2によりそれぞれカウントされた第2中間周
波数、第2局部発振周波数の値を読み取ってメモリのエ
リアASBに格納する(ステップ13、14)。
In FIG. 2, counters 1 and 2 start counting the second intermediate frequency and second local oscillation frequency (step 11), and when they finish counting (step 12), counters 1 and 2 start counting the second intermediate frequency and second local oscillation frequency, respectively. The values of the second intermediate frequency and the second local oscillation frequency are read and stored in the memory area ASB (steps 13 and 14).

次いで、例えば次式 X=D−(A+8) (但し、Dは第1中間周波数)により周波数Xを算出し
てこの周波数Xに応じた温度制御水晶発振器3の制御電
圧Yを算出し(ステップ1G)、周波数Xが「O」にな
るような制御電圧YをD /” A変換器6を介して温
度制御水晶発振器3に印加する。
Next, for example, the frequency X is calculated using the following formula: ), a control voltage Y such that the frequency X becomes "O" is applied to the temperature controlled crystal oscillator 3 via the D/''A converter 6.

したがって、上記実施例によれば、CPU5が第2中間
周波数の[(A)と第2局部発振周波数の値(B)の和
と第1中間周波数の差により、周波数Xを算出し、この
周波数Xに応じた温度制御水晶発振器3の制御電圧Yを
算出するので、温度制御水晶発振器3の基準周波数がリ
アルタイムで制御され、したがって、送信周波数を最適
に安定化することができる。
Therefore, according to the above embodiment, the CPU 5 calculates the frequency Since the control voltage Y of the temperature controlled crystal oscillator 3 is calculated according to X, the reference frequency of the temperature controlled crystal oscillator 3 is controlled in real time, and therefore the transmission frequency can be optimally stabilized.

発明の効果 以上説明したように、本発明は、制御電圧に応じて送信
波の基準周波数を発生する発振器と、受信波の周波数を
測定する手段とを備え、CPUが受信波の周波数により
発振器の基準周波数を算出し、基準周波数に応じた制御
電圧を発振器に印加するようにしたので、送信周波数を
リアルタイムで制御することができ、したがって、送信
周波数を最適に安定化することができる。
Effects of the Invention As explained above, the present invention includes an oscillator that generates a reference frequency of a transmitted wave according to a control voltage, and a means for measuring the frequency of a received wave, and a CPU controls the frequency of the oscillator based on the frequency of the received wave. Since the reference frequency is calculated and a control voltage corresponding to the reference frequency is applied to the oscillator, the transmission frequency can be controlled in real time, and therefore the transmission frequency can be optimally stabilized.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明に係る周波数安定化装置の一実施例を
示すブロック図、第2図は、第1図のCPUの動作を説
明するためのフローヂャートである。 1.2・・・カウンタ、3・・・温度制御水晶発振器(
TCXO)、5・・・中央処理装置(CPtJ)、6・
・D ,/ A変換器。 隋 1 図 A− 稟2中間lIl清数 B−121!i却jk系間オ首 y−一靭卸電圧
FIG. 1 is a block diagram showing an embodiment of a frequency stabilizing device according to the present invention, and FIG. 2 is a flowchart for explaining the operation of the CPU shown in FIG. 1.2... Counter, 3... Temperature controlled crystal oscillator (
TCXO), 5... central processing unit (CPtJ), 6.
・D,/A converter. Sui 1 Figure A- 2nd intermediate lIl Qing number B-121! The voltage between the i and jk systems is

Claims (3)

【特許請求の範囲】[Claims] (1)制御電圧に応じて送信波の基準周波数を発生する
発振器と、 受信波の周波数を測定する手段と、 前記測定手段により測定された受信波の周波数により前
記発振器の基準周波数を算出し、基準周波数に応じた制
御電圧を前記発振器に印加するCPUとを有する周波数
安定化装置。
(1) an oscillator that generates a reference frequency of a transmitted wave according to a control voltage; a means for measuring the frequency of a received wave; and a reference frequency of the oscillator calculated from the frequency of the received wave measured by the measuring means; A frequency stabilizing device comprising: a CPU that applies a control voltage according to a reference frequency to the oscillator.
(2)前記測定手段は、受信信号の第2中間周波数を測
定することを特徴とする請求項(1)記載の周波数安定
化装置。
(2) The frequency stabilizing device according to claim 1, wherein the measuring means measures the second intermediate frequency of the received signal.
(3)前記測定手段は、受信信号の第2中間周波数と第
2局部発振周波数を測定することを特徴とする請求項(
1)記載の周波数安定化装置。
(3) The measuring means measures a second intermediate frequency and a second local oscillation frequency of the received signal.
1) The frequency stabilizing device described above.
JP1301729A 1989-11-20 1989-11-20 frequency stabilizer Pending JPH03162018A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1301729A JPH03162018A (en) 1989-11-20 1989-11-20 frequency stabilizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1301729A JPH03162018A (en) 1989-11-20 1989-11-20 frequency stabilizer

Publications (1)

Publication Number Publication Date
JPH03162018A true JPH03162018A (en) 1991-07-12

Family

ID=17900457

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1301729A Pending JPH03162018A (en) 1989-11-20 1989-11-20 frequency stabilizer

Country Status (1)

Country Link
JP (1) JPH03162018A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63281526A (en) * 1987-05-14 1988-11-18 Nippon Telegr & Teleph Corp <Ntt> Mobile radio equipment having frequency stabilizing function

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63281526A (en) * 1987-05-14 1988-11-18 Nippon Telegr & Teleph Corp <Ntt> Mobile radio equipment having frequency stabilizing function

Similar Documents

Publication Publication Date Title
US4105946A (en) Frequency synthesizer with phase locked loop and counter
KR101035827B1 (en) Voltage Controlled Oscillator Preset Circuits and Preset Methods
JPH06188688A (en) High-frequency signal receiver
JPH05152989A (en) Super heterodyne receiver
US6104252A (en) Circuit for automatic frequency control using a reciprocal direct digital synthesis
US7236063B2 (en) Broadband modulation PLL, and modulation factor adjustment method thereof
US6229864B1 (en) Phase locked loop lock condition detector
JPH03162018A (en) frequency stabilizer
JP3649874B2 (en) Frequency divider circuit
US5900751A (en) Automatic frequency control circuit with simplified circuit constitution
US6326850B1 (en) High frequency signal generator from a horological time base
US6593815B2 (en) Full digital phase locked loop and circuitry for utilizing the same
JPS5931043Y2 (en) Frequency divider circuit
JPH0748670B2 (en) Mobile radio with frequency stabilization function
JPS5845859B2 (en) Soushinyutsuriyokuseigiyokairo
AU674444B2 (en) Phase detector
JPH04368020A (en) Frequency synthesizer
JP2733089B2 (en) Frequency error detection circuit
JPH02242168A (en) Frequency-range detecting apparatus
JP3302301B2 (en) PLL oscillator
JPS6326020A (en) Receiving equipment having frequency measuring function
JPH11340820A (en) Reference oscillating frequency setting system for data communication equipment
JPS60214637A (en) Frequency synthesizer type radio receiver
JPH0322107B2 (en)
JP3033049B2 (en) Frequency drift correction circuit for DCFM circuit