JPH0318224A - Auxiliary battery voltage detector - Google Patents

Auxiliary battery voltage detector

Info

Publication number
JPH0318224A
JPH0318224A JP1151490A JP15149089A JPH0318224A JP H0318224 A JPH0318224 A JP H0318224A JP 1151490 A JP1151490 A JP 1151490A JP 15149089 A JP15149089 A JP 15149089A JP H0318224 A JPH0318224 A JP H0318224A
Authority
JP
Japan
Prior art keywords
battery
auxiliary battery
circuit
battery voltage
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1151490A
Other languages
Japanese (ja)
Inventor
Masahiro Hoshina
雅裕 保科
Teruji Yamagishi
照治 山岸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP1151490A priority Critical patent/JPH0318224A/en
Publication of JPH0318224A publication Critical patent/JPH0318224A/en
Pending legal-status Critical Current

Links

Landscapes

  • Protection Of Static Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は携帯端末機等の情報端末装置で、メイン電源オ
フ時にもメモリの内容を保持する機能を持ち、そのため
の補助電源として電池を用いる装置に関する。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to an information terminal device such as a mobile terminal, which has a function of retaining the contents of memory even when the main power is turned off, and uses a battery as an auxiliary power source for this purpose. .

従来の技術 従来この種の情報端末装置は補助電池の消耗や異常を検
出する機能が必要となり、メイン電源オン時に電池電圧
を監視し、規定の電圧より低下していれば検出信号を出
力する補助電池電圧検出回2へ 路が搭載されていた。
Conventional technology Conventionally, this type of information terminal device requires a function to detect consumption or abnormality of the auxiliary battery.The auxiliary battery monitors the battery voltage when the main power is turned on, and outputs a detection signal if the voltage has fallen below a specified level. A path to the battery voltage detection circuit 2 was installed.

発明が解決しようとする課題 しかしながら、上記従来の補助電池電圧検出回路では、
補助電池でメモリをバックアップしている時の電池電流
(I1とする)に比べ、メイン電源がオンし補助電源は
オフとなシ補助電池電圧検出回路が動作している時、同
回路に流れる電池電流(I2とする)は非常に小さい。
Problems to be Solved by the Invention However, in the above-mentioned conventional auxiliary battery voltage detection circuit,
Compared to the battery current (I1) when the memory is backed up by the auxiliary battery, the main power is on and the auxiliary power is off.When the auxiliary battery voltage detection circuit is operating, the battery current flowing through the circuit is The current (denoted as I2) is very small.

電池電圧は電池の出力電流により変化し、電流が大きけ
れば電圧が低下するので、■1流れた時の電池電圧(v
1とする)は工2流れた時の電池電圧(V2とする)よ
り低くなる。このため、v1とv2の差を考慮し、検出
電圧を補正する必要があった。
The battery voltage changes depending on the battery's output current, and the larger the current, the lower the voltage.■The battery voltage when 1 current flows (v
(taken as 1) will be lower than the battery voltage (taken as V2) when 2 hours are flowing. Therefore, it was necessary to take the difference between v1 and v2 into account and correct the detected voltage.

1た、本来工2は小さければ電池寿命が長くなるため、
検出回路をCMOS等の素子で構或すると12を非常に
小さい値にできるが、I1流れている時と電池の動作状
態が大きく異なるため検出電圧の補正が困難となる。
1. Originally, the smaller the battery life, the longer the battery life will be.
If the detection circuit is constructed with elements such as CMOS, 12 can be made to a very small value, but since the operating state of the battery is greatly different from when I1 is flowing, it becomes difficult to correct the detected voltage.

課題を解決するための手段 本発明は上記目的を達或するために、メイン電3 ・\
−7 源オフ状態からオン状態への電源立ち上げ時の電源オン
処理中に短時間で補助電池電圧を検出し、メイン電源O
N中はその結果を保持する機能を付加した補助電池電圧
検出回路を備えたものである。
Means for Solving the Problems In order to achieve the above object, the present invention provides a main power supply 3.
-7 The auxiliary battery voltage is detected in a short time during the power-on process when the power is turned on from the power off state to the power on state, and the main power supply voltage is turned on.
The N medium is equipped with an auxiliary battery voltage detection circuit which has an additional function of holding the result.

作   用 したがって、本発明によれば電池電圧検出中はメモリバ
ックアップ時と同等の電流が流れるようにすることによ
り正確な電圧検出を行うことができ、壕た電圧検出は短
時間で行うため電池電圧検出回路で消費される補助電池
の消費電力を小さくすることができる。
Therefore, according to the present invention, accurate voltage detection can be performed by allowing a current equivalent to that during memory backup to flow during battery voltage detection, and since voltage detection is performed in a short period of time, battery voltage The power consumption of the auxiliary battery consumed by the detection circuit can be reduced.

1た、メイン電源オン中は電圧検出結果を保持している
ので、CPUが電圧検出出力を調べるタイミングはいつ
でも良くソフトウェア作或の自由度が高い。
In addition, since the voltage detection result is held while the main power is on, the CPU can check the voltage detection output at any time, and there is a high degree of freedom in software creation.

実施例 第1図は本発明の一実施例の構或を示すものである。第
1図において、1はCPU及びその周辺回路であり、2
はメモリブロックで、21はその?1コでバノクアップ
されるメモリである。3はメイン電源であり、4は電源
切り換え回路、5は補助電池である。6は補助電池電圧
検出回路であり、その中で61は電圧検出回路、62は
その出力を保持してかくラッチ回路、63は検出時間を
制御する検出時間制御回路、64は制御トランジスタ、
65は電池電流調節抵抗である。7はCPUのリセット
信号作戒回路である。
Embodiment FIG. 1 shows the structure of an embodiment of the present invention. In FIG. 1, 1 is the CPU and its peripheral circuits, and 2
is the memory block and 21 is the ? It is a memory that can be upgraded in one piece. 3 is a main power source, 4 is a power switching circuit, and 5 is an auxiliary battery. 6 is an auxiliary battery voltage detection circuit, among which 61 is a voltage detection circuit, 62 is a latch circuit that holds the output thereof, 63 is a detection time control circuit that controls detection time, 64 is a control transistor,
65 is a battery current adjustment resistor. 7 is a CPU reset signal control circuit.

上記実施例によれば、回路4は゛1扛源3がオンの時は
メモリ21に電源3の電力を供給し、オフの時は電池6
の電力を供給する。
According to the above embodiment, the circuit 4 supplies power from the power supply 3 to the memory 21 when the first generator 3 is on, and supplies the power from the battery 6 to the memory 21 when the first generator 3 is off.
supplies electricity.

回路7は電源3の立ち上り時に、CPUに対しパワーオ
ンリセット信号を出力するが、回路63はリセット信号
の中でこのパワーオンリセット信号だけを取り出し、そ
の期間だけトランジスタ64をオンしている。
The circuit 7 outputs a power-on reset signal to the CPU when the power supply 3 starts up, but the circuit 63 extracts only this power-on reset signal from among the reset signals and turns on the transistor 64 only during that period.

すなわち、メイン電源3の立ち上りからCPUのリセッ
ト期間中、トランジスタ64がオンし電池5の電力が回
路61と抵抗65に供給され電圧検出が行なわれる。抵
抗65は、メモリバックアップ時と電圧検出時に電源6
の消費電流が同程度5 べ−7 になるよう設定することにより、正確な電圧検出を行う
ことができる。
That is, during the CPU reset period after the main power supply 3 starts up, the transistor 64 is turned on, and the power from the battery 5 is supplied to the circuit 61 and the resistor 65, and voltage detection is performed. The resistor 65 connects the power supply 6 during memory backup and voltage detection.
Accurate voltage detection can be achieved by setting the current consumption to be approximately the same.

回路62は、回路61の検出出力信号を電源3のオン期
間中保持している。このため、CPUはパワーオンリセ
ットが解除された以後動作可能状態にある時は任意の時
間に回路62の出力信号を読み込むことができる。そし
て、その検出結果が異常を示している場合には、表示部
へその情報を表示し、電池5の交換等により電池5を正
常な状態に保つことができる。
The circuit 62 holds the detection output signal of the circuit 61 while the power supply 3 is on. Therefore, the CPU can read the output signal of the circuit 62 at any time after the power-on reset is released and is in an operable state. If the detection result indicates an abnormality, the information is displayed on the display section, and the battery 5 can be maintained in a normal state by replacing the battery 5 or the like.

このように、本実施例によればメイン電源3のオン時は
パワーオンリセット期間中を除いて電池5の消費電流は
零であり、効率良く電池を使用できる。
As described above, according to this embodiment, when the main power source 3 is turned on, the current consumption of the battery 5 is zero except during the power-on reset period, and the battery can be used efficiently.

発明の効果 本発明は上記実施例よシ明らかなように、メイン電源の
立ち上り時に短時間で補助電池電圧を検出し、メモリバ
ソクアップ時と電圧検出時の補助電池電流を同程度にな
るよう構威したものであり、正確な電池電圧の検出が可
能であると共に電圧検6 ベ−ノ 出回路で消費される電池の消費電力を小さくすることが
できる。
Effects of the Invention As is clear from the above embodiment, the present invention detects the auxiliary battery voltage in a short time when the main power supply starts up, and makes the auxiliary battery current at the same level as when the memory bus is powered up and when the voltage is detected. This makes it possible to accurately detect the battery voltage and to reduce the battery power consumption consumed by the voltage detection circuit.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例における概略ブロソク図であ
る。 1・・・・・・CPU及び周辺回路部(表示部を含む)
、2・・・・・・メモリ部、21・・・・・・バックア
ップメモリ部、3・・・・・・メイン電源部、4・・・
・・・電源切ジ換え回路部、5・・・・・・補助電池、
6・・・・・・補助電池電圧検出回路部、61・・・・
・・電圧検出回路、62・・・・・・ラッチ回路、63
・・・・・・検出時間制御回路、64・・・・・・トラ
ンジスタ・、65・・・・・・抵抗器、7・・・・・・
リセット回路。
FIG. 1 is a schematic block diagram in one embodiment of the present invention. 1...CPU and peripheral circuit section (including display section)
, 2...Memory section, 21...Backup memory section, 3...Main power supply section, 4...
...Power switching circuit section, 5...Auxiliary battery,
6... Auxiliary battery voltage detection circuit section, 61...
...Voltage detection circuit, 62...Latch circuit, 63
...Detection time control circuit, 64...Transistor, 65...Resistor, 7...
reset circuit.

Claims (1)

【特許請求の範囲】[Claims] メイン電源がオフ又は異常時に、補助電池によりメモリ
の内容を保持するメモリバックアップ部と、前記補助電
池の寿命や異常を、メイン電源がオンする立上り時に電
圧検出により行う検出回路を備えた補助電池電圧検出装
置。
The auxiliary battery voltage includes a memory backup unit that retains the contents of the memory using an auxiliary battery when the main power is off or abnormal, and a detection circuit that detects the lifespan and abnormality of the auxiliary battery by detecting the voltage at the time of startup when the main power is turned on. Detection device.
JP1151490A 1989-06-13 1989-06-13 Auxiliary battery voltage detector Pending JPH0318224A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1151490A JPH0318224A (en) 1989-06-13 1989-06-13 Auxiliary battery voltage detector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1151490A JPH0318224A (en) 1989-06-13 1989-06-13 Auxiliary battery voltage detector

Publications (1)

Publication Number Publication Date
JPH0318224A true JPH0318224A (en) 1991-01-25

Family

ID=15519638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1151490A Pending JPH0318224A (en) 1989-06-13 1989-06-13 Auxiliary battery voltage detector

Country Status (1)

Country Link
JP (1) JPH0318224A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017053754A (en) * 2015-09-10 2017-03-16 ファナック株式会社 Electronic apparatus having function of notifying user of battery residual amount

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60254215A (en) * 1984-05-30 1985-12-14 Mitsumi Electric Co Ltd battery backup circuit
JPS6261139A (en) * 1985-09-11 1987-03-17 Fuji Electric Co Ltd Backup device for ram

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60254215A (en) * 1984-05-30 1985-12-14 Mitsumi Electric Co Ltd battery backup circuit
JPS6261139A (en) * 1985-09-11 1987-03-17 Fuji Electric Co Ltd Backup device for ram

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017053754A (en) * 2015-09-10 2017-03-16 ファナック株式会社 Electronic apparatus having function of notifying user of battery residual amount
DE102016010814B4 (en) * 2015-09-10 2020-02-06 Fanuc Corporation Electrical device with a function of notifying a remaining capacity of a battery
US10673262B2 (en) 2015-09-10 2020-06-02 Fanuc Corporation Electric device having function of informing battery residual capacity

Similar Documents

Publication Publication Date Title
JP2850544B2 (en) Integrated circuit device
JPH06103748A (en) Power control circuit for IC memory card
JP4322810B2 (en) Integrated circuit and low voltage detection system
JP4201629B2 (en) Incorrect writing prevention circuit and semiconductor device including the erroneous writing prevention circuit
TW412878B (en) Battery consumption detecting circuit
US7516347B2 (en) Electronic device having power-down mode and method of reducing power consumption
CN112650384B (en) Low-power consumption dormancy awakening control circuit and multi-power-domain control circuit
US5831347A (en) Apparatus for determining if the duration of a power failure exceeded predetermined limits
JPH0318224A (en) Auxiliary battery voltage detector
JPH0142002B2 (en)
JP2892208B2 (en) Memory backup circuit
JPH02114827A (en) backup power supply
KR0122339B1 (en) Memory Storage in Chipmount Systems
JPS61141059A (en) Terminal equipment
KR0136864Y1 (en) Memory backup device
JP4194247B2 (en) Microcomputer
JPS60229129A (en) Power failure compensating circuit
JPS62259121A (en) 1 chip CPU power supply
JPH03245215A (en) Memory card
GB2284322A (en) Battery saving operation of a portable device
JPS6253130A (en) Power supply sharing circuit system
JPH05328636A (en) Method for detecting abonormal battery voltage
JPS62157955A (en) Memory protecting circuit
JPS60238922A (en) Reset signal generating circuit of microprocessor
JPH04233645A (en) Memory backup circuit