JPH03214317A - グレイコード商ビット信号を使用するｓｒｔ割算方法及び装置 - Google Patents

グレイコード商ビット信号を使用するｓｒｔ割算方法及び装置

Info

Publication number
JPH03214317A
JPH03214317A JP2330970A JP33097090A JPH03214317A JP H03214317 A JPH03214317 A JP H03214317A JP 2330970 A JP2330970 A JP 2330970A JP 33097090 A JP33097090 A JP 33097090A JP H03214317 A JPH03214317 A JP H03214317A
Authority
JP
Japan
Prior art keywords
signal
quotient
bit
divisor
generating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2330970A
Other languages
English (en)
Japanese (ja)
Inventor
Dror Avnon
ドロール　アブノン
Greenfield Zvi
ズビ　グリーンフェルド
Gideon Yuval
ギデオン　ユーバル
Beidatchi Yair
ヤイール　ベイダッチ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Semiconductor Corp
Original Assignee
National Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Semiconductor Corp filed Critical National Semiconductor Corp
Publication of JPH03214317A publication Critical patent/JPH03214317A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G06F7/537—Reduction of the number of iteration steps or stages, e.g. using the Sweeny-Robertson-Tocher [SRT] algorithm
    • G06F7/5375—Non restoring calculation, where each digit is either negative, zero or positive, e.g. SRT
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/382—Reconfigurable for different fixed word lengths
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3832—Less usual number representations
    • G06F2207/3848—Unit distance code
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Image Processing (AREA)
JP2330970A 1989-12-04 1990-11-30 グレイコード商ビット信号を使用するｓｒｔ割算方法及び装置 Pending JPH03214317A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/449,366 US5103420A (en) 1989-12-04 1989-12-04 Method and apparatus for srt division using gray coded quotient bit signals
US449,366 1989-12-04

Publications (1)

Publication Number Publication Date
JPH03214317A true JPH03214317A (ja) 1991-09-19

Family

ID=23783893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2330970A Pending JPH03214317A (ja) 1989-12-04 1990-11-30 グレイコード商ビット信号を使用するｓｒｔ割算方法及び装置

Country Status (5)

Country Link
US (1) US5103420A (fr)
EP (1) EP0431417A3 (fr)
JP (1) JPH03214317A (fr)
KR (1) KR910012905A (fr)
CA (1) CA2031360A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5237525A (en) * 1992-06-01 1993-08-17 Motorola, Inc. In a data processor an SRT divider having a negative divisor sticky detection circuit
US5272660A (en) * 1992-06-01 1993-12-21 Motorola, Inc. Method and apparatus for performing integer and floating point division using a single SRT divider in a data processor
US9763657B2 (en) 2010-07-21 2017-09-19 Mitraltech Ltd. Techniques for percutaneous mitral valve replacement and sealing
US9879528B2 (en) 2015-12-15 2018-01-30 Extensive Energy Technologies Partnership Solenoid actuator for mud pulse telemetry
CN118170344B (zh) * 2024-05-13 2024-07-23 青岛本原微电子有限公司 一种处理器多功能定点除法计算装置及方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60101640A (ja) * 1983-11-07 1985-06-05 Hitachi Ltd １０進除算装置
CA1231455A (fr) * 1984-04-09 1988-01-12 Masayuki Ikeda Diviseur non retablisseur
US4939686A (en) * 1987-05-18 1990-07-03 Weitek Corporation Method and apparatus for shared radix 4 division and radix 4 square root

Also Published As

Publication number Publication date
CA2031360A1 (fr) 1991-06-05
US5103420A (en) 1992-04-07
KR910012905A (ko) 1991-08-08
EP0431417A2 (fr) 1991-06-12
EP0431417A3 (en) 1992-11-04

Similar Documents

Publication Publication Date Title
US4841467A (en) Architecture to implement floating point multiply/accumulate operations
US20020143839A1 (en) Computer method and apparatus for division and square root operations using signed digit
US5016210A (en) Binary division of signed operands
US5426600A (en) Double precision division circuit and method for digital signal processor
US20040044716A1 (en) Self-timed transmission system and method for processing multiple data sets
US9996317B2 (en) High speed and low power circuit structure for barrel shifter
US5687106A (en) Implementation of binary floating point using hexadecimal floating point unit
US5954790A (en) Method and apparatus for parallel prediction and computation of massive cancellation in floating point subtraction
JP2585649B2 (ja) 除算回路
US5036482A (en) Method and circuitry for digital system multiplication
US4760550A (en) Saving cycles in floating point division
JPH03214317A (ja) グレイコード商ビット信号を使用するｓｒｔ割算方法及び装置
US8180815B2 (en) Redundancy-free circuits for zero counters
US5574677A (en) Adaptive non-restoring integer divide apparatus with integrated overflow detect
EP0436905B1 (fr) Additionneur à hautes performances utilisant la prédiction de retenues
US5270962A (en) Multiply and divide circuit
Vun et al. Thermometer code based modular arithmetic
US5754458A (en) Trailing bit anticipator
US7167887B2 (en) Circuitry for carrying out square root and division operations
US6044063A (en) Unsigned integer comparator
US6044391A (en) Method of generating the sticky-bit from the input operands
KR950004221B1 (ko) 데이타 변환 방법 및 이를 수행하는 회로
JP2991788B2 (ja) 復号器
KR0143245B1 (ko) 래치 회로를 이용한 2의 보수 형태의 직렬 데이타 장치
JPH08335163A (ja) 制御可能な幅のｏｒゲート