JPH03220792A - Mounting structure of pga-type integrated circuit - Google Patents

Mounting structure of pga-type integrated circuit

Info

Publication number
JPH03220792A
JPH03220792A JP1563190A JP1563190A JPH03220792A JP H03220792 A JPH03220792 A JP H03220792A JP 1563190 A JP1563190 A JP 1563190A JP 1563190 A JP1563190 A JP 1563190A JP H03220792 A JPH03220792 A JP H03220792A
Authority
JP
Japan
Prior art keywords
pga
lead
soldering
recess
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1563190A
Other languages
Japanese (ja)
Inventor
Yoshitaka Sakai
坂井 吉隆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1563190A priority Critical patent/JPH03220792A/en
Publication of JPH03220792A publication Critical patent/JPH03220792A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

PURPOSE:To enhance the quality and the reliability of a solder connecting part by providing a recess part into which the tip part of a lead is inserted in a printed board, and providing conductive films for soldering around the opening edge of the recess part at the surface of the printed board. CONSTITUTION:In a circuit board 2 for mounting a butt-lead PGA-type LSI (PGA) package 1, a dent 3 as a recess part is formed at a part corresponding to the butt lead 1b of the PGA package 1. Conductive films 6 and 7 for soldering are provided around the opening edge of the recess part 3 at the surface of the printed board 4. At this time, soldering is performed under the state wherein the tip part of the lead is inserted into the recess part. Thus, the deviation of the lead in the lateral direction in soldering can be prevented.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、PGA型集積回路のパッケージ下面に多数立
設されたリードをプリント基板に半田付けするPGA型
集積回路の実装構造に関するものである。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a mounting structure for a PGA type integrated circuit in which a large number of leads erected on the bottom surface of a package of the PGA type integrated circuit are soldered to a printed circuit board. .

〔従来の技術〕[Conventional technology]

従来、PGA型集積回路としては、パッケージ本体の下
面にバットリードが多数立設されたバソトリーFPGA
型LSIパッケージ(以下、車にPGAパッケージとい
う。)がある。このPGAパッケージをプリント基板上
に実装するには、プリント基板の表面に設けられた導電
材からなる半田付は部にバットリードを半田付けして行
なわれていた。半田付は方法としては、プリント基板の
半田付は部上に半田ペーストを塗布し、この半田ペース
ト上に、バットリードを支承させるように位置づけた状
態で加熱する所謂リフロー半田付は法が採用されていた
Conventionally, PGA type integrated circuits have been manufactured using bathotory FPGAs, which have many butt leads erected on the bottom surface of the package body.
There is a type LSI package (hereinafter referred to as a PGA package for cars). In order to mount this PGA package on a printed circuit board, soldering of a conductive material provided on the surface of the printed circuit board is carried out by soldering a butt lead to the part. The soldering method used is so-called reflow soldering, in which solder paste is applied to the part of the printed circuit board, and the solder paste is heated while being positioned to support the butt lead. was.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

しかるに、このようにPGAパッケージをプリント基板
上に半田付けする従来の実装構造においては、プリント
基板の半田付は部が平坦であり、半田付は時にはこの平
坦部分にハツトリードを支承させた状態で加熱するため
に、半田付は時にバットリードが半田付は部に対して横
方向へずれて位置ずれを起こし易い。バットリードが位
置ずれを起こすと、電気的に不導通になったり、半田接
続部の品質や信頼性が損なわれたりする。このような不
具合を解消するためには、半田付は時に位置ずれの有無
を確認しながら作業を行なえばよいが、バントリードの
寸法が小さく、しかも本数も多い関係からPGAパッケ
ージの半田付は部を目視によって確認することは非常に
困難であった。
However, in the conventional mounting structure in which the PGA package is soldered onto the printed circuit board, the printed circuit board is soldered on a flat part, and the soldering is sometimes carried out by heating with the hatch lead supported on this flat part. Therefore, during soldering, the butt lead tends to shift laterally with respect to the soldering part, causing misalignment. If the butt lead is misaligned, electrical continuity may occur or the quality and reliability of the solder joint may be compromised. In order to eliminate such problems, it is best to check for misalignment when soldering, but due to the small dimensions of the bunt leads and the large number of leads, soldering of PGA packages should be done in parts. It was very difficult to confirm visually.

〔課題を解決するための手段〕[Means to solve the problem]

本発明に係るPGA型集積回路の実装構造は、プリント
基板にリードの先端部が挿入される凹部を設け、かつプ
リント基板の表面における前記凹部の開口縁の周囲に半
田付は用導電性被覆を設けたものである。
In the mounting structure of a PGA type integrated circuit according to the present invention, a recess is provided in the printed circuit board into which the tip of the lead is inserted, and a conductive coating for soldering is provided around the opening edge of the recess on the surface of the printed circuit board. It was established.

〔作 用〕[For production]

リードの先端部を凹部内に挿入した状態で半田付けする
ので、半田付は時にリードが横方向へずれるのを防ぐこ
とができる。
Since soldering is performed with the tip of the lead inserted into the recess, soldering can sometimes prevent the lead from shifting laterally.

〔実施例〕〔Example〕

以下、本発明の一実施例を第1図および第2図によって
詳細に説明する。
Hereinafter, one embodiment of the present invention will be described in detail with reference to FIGS. 1 and 2.

第1図は本発明に係るPGA型集積回路の実装構造に使
用するPGA型集積回路を示す斜視図、第2図は本発明
に係るPGA型集積回路の実装構造を示す断面図である
。これらの図において、1はPGA型集積回路としての
ハツトリードPGA型LSIパッケージ(以下、単にP
GAパッケージという。)を示す。このPGAパッケー
ジ1は、半導体素子(図示せず)を内蔵しかつセラミッ
ク等によって形成されたパッケージ本体1aと、このパ
ッケージ本体1aの下面に多数立設されたハツトリード
1bとから構成されている。このバットリード1bの寸
法は直径が約0.2nで長さが約2Rであり、多数立設
されたハントリード1bのピッチは1.27uである。
FIG. 1 is a perspective view showing a PGA type integrated circuit used in the PGA type integrated circuit mounting structure according to the present invention, and FIG. 2 is a sectional view showing the PGA type integrated circuit mounting structure according to the present invention. In these figures, 1 is a hatch-lead PGA type LSI package (hereinafter simply P) as a PGA type integrated circuit.
It's called GA package. ) is shown. This PGA package 1 is composed of a package body 1a which contains a semiconductor element (not shown) and is made of ceramic or the like, and a number of hatch leads 1b which are erected on the lower surface of the package body 1a. The dimensions of this bat lead 1b are approximately 0.2n in diameter and approximately 2R in length, and the pitch of a large number of hunt leads 1b is 1.27u.

2は前記PGAパッケージ1を実装するための回路基板
で、この回路基板2は、PGAパッケージ1のバットリ
ード1bと対応する部位に凹部としての窪み3が形成さ
れている。また、この回路基板2は、上下の基板4.5
を重ね合わせて形成されており、上側の基板4には前記
窪み3を形成するための透孔が穿設されている。すなわ
ち、この回路基板2においては、上下の基板4.5を重
ね合わせ、透孔の下部開口部分を下側の基板5により閉
塞することによって、窪み3が形成されている。なお、
窪み3を形成するには、上述したように回路基板2を上
下に2分割形成して行なう他に、1枚の回路基板に機械
加工等を施して形成することもできる。
Reference numeral 2 denotes a circuit board on which the PGA package 1 is mounted, and the circuit board 2 has a recess 3 formed in a portion corresponding to the butt lead 1b of the PGA package 1. Moreover, this circuit board 2 has upper and lower boards 4.5
The upper substrate 4 is formed with a through hole for forming the recess 3. That is, in this circuit board 2, the recess 3 is formed by overlapping the upper and lower boards 4.5 and closing the lower opening of the through hole with the lower board 5. In addition,
In order to form the recess 3, in addition to dividing the circuit board 2 into upper and lower halves as described above, it can also be formed by machining or the like on a single circuit board.

6および7はバットリード1bに半田8によって接続さ
れる導電性部材で、これら導電性部材6゜7は、その表
面に導電性材料が被覆されており、導電性部材6は前記
窪み3の底に設けられ、導電性部材7は回路基板2の表
面における窪み3の開口縁の周囲に設けられている。
6 and 7 are conductive members connected to the bat lead 1b by solder 8, the surfaces of these conductive members 6 and 7 are coated with a conductive material, and the conductive member 6 is located at the bottom of the recess 3. The conductive member 7 is provided around the opening edge of the recess 3 on the surface of the circuit board 2 .

次に、このように窪み3が設けられた回路基板2にPG
Aパッケージ1を実装する手順について説明する。先ず
、回路基板2の窪み3に、導電性部材6.7を覆うよう
にして半田ペースト(図示せず)を塗布する。次いで、
この窪み3内にバットリード1bを挿入する。この状態
でリフロー半田付けを行なうことによってPGAパッケ
ージ1を回路基板2上に実装することができる。リフ口
−後は、第2図に示すように、バットリード1bと窪み
3の内壁との間が半田8によって埋められ、導電性部材
6,7が半田8を介してハツトリード1bに接続される
ことになる。
Next, the circuit board 2 provided with the recess 3 in this way is
The procedure for implementing A package 1 will be explained. First, solder paste (not shown) is applied to the recess 3 of the circuit board 2 so as to cover the conductive member 6.7. Then,
The butt lead 1b is inserted into this depression 3. By performing reflow soldering in this state, the PGA package 1 can be mounted on the circuit board 2. After the opening, as shown in FIG. 2, the space between the butt lead 1b and the inner wall of the recess 3 is filled with solder 8, and the conductive members 6 and 7 are connected to the hat lead 1b via the solder 8. It turns out.

したがって、本発明によれば、バットリード1bの先端
部を窪み3内に挿入した状態で半田付けするので、半田
付は時にバントリード1bが横方向へずれるのを防くこ
とができる。
Therefore, according to the present invention, since soldering is performed with the tip of the butt lead 1b inserted into the recess 3, it is possible to prevent the bunt lead 1b from shifting laterally during soldering.

また、本実施例では窪み3の底に導電性部材6を設けた
ため、比較的小径な窪み3内に半田8を溶は込ませ易く
することができ、より確実に半田付けを行なうことがで
きる。
Furthermore, in this embodiment, since the conductive member 6 is provided at the bottom of the recess 3, it is possible to easily melt the solder 8 into the recess 3, which has a relatively small diameter, so that soldering can be performed more reliably. .

〔発明の効果〕 以上説明したように本発明に係るPGA型集積回路の実
装構造は、プリント基板にリードの先端部が挿入される
凹部を設け、かつプリント基板の表面における前記四部
の開口縁の周囲に半田付は用導電性被覆を設けたため、
リードの先端部を凹部内に挿入した状態で半田付けする
ので、リードを半田付は位置に保持した状態で半田付け
を行なうことかできる。したがって、半田付は時にリー
ドが横方向へずれるのを防くことができるから、半田接
続部の品質および信頼性を高めることができる。また、
凹部内が半田で満たされる関係から半田量を多くするこ
とができるので、従来の実装構造で不安視されていた半
田接続部の強度を向上させることができる。このため、
半田接続部を長期にわたって信頼性高く維持できると共
に、半田接続部の無検査化が期待できるという効果もあ
る。
[Effects of the Invention] As explained above, the mounting structure of the PGA type integrated circuit according to the present invention is such that the printed circuit board is provided with a recess into which the tip of the lead is inserted, and the opening edges of the four portions on the surface of the printed circuit board are formed. Because a conductive coating is provided around the area for soldering,
Since soldering is performed with the tip of the lead inserted into the recess, the lead can be soldered while being held in position. Therefore, soldering can sometimes prevent the leads from shifting laterally, thereby increasing the quality and reliability of the solder joint. Also,
Since the inside of the recess is filled with solder, the amount of solder can be increased, so the strength of the solder joint, which was considered unstable in the conventional mounting structure, can be improved. For this reason,
It is possible to maintain the solder joints with high reliability over a long period of time, and there is also the effect that inspection of the solder joints can be eliminated.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明に係るPGA型集型口積回路装構造に使
用するPGA型集型口積回路す斜視図、第2図は本発明
に係るPGA型集型口積回路装構造を示す断面図である
。 1・・・・PGAパッケージ、1a・・・・パッケージ
本体、1b・・・・ハツトリード、2・・・・回路基板
、3・・・・窪み、6,7・・・・導電性部材、8・・
・・半田。
FIG. 1 is a perspective view of a PGA integrated circuit used in a PGA integrated circuit structure according to the present invention, and FIG. 2 shows a PGA integrated integrated circuit structure according to the present invention. FIG. DESCRIPTION OF SYMBOLS 1... PGA package, 1a... Package body, 1b... Hat lead, 2... Circuit board, 3... Recess, 6, 7... Conductive member, 8・・・
··solder.

Claims (1)

【特許請求の範囲】[Claims]  PGA型集積回路のパッケージ下面に多数立設された
リードをプリント基板に半田付けするPGA型集積回路
の実装構造において、プリント基板に前記リードの先端
部が挿入される凹部を設け、かつプリント基板の表面に
おける前記凹部の開口縁の周囲に半田付け用導電性被覆
を設けたことを特徴とするPGA型集積回路の実装構造
In a mounting structure for a PGA type integrated circuit in which a large number of leads erected on the bottom surface of a PGA type integrated circuit package are soldered to a printed circuit board, a recess into which the tips of the leads are inserted is provided in the printed circuit board, and a recess is provided in the printed circuit board. A mounting structure for a PGA type integrated circuit, characterized in that a conductive coating for soldering is provided around the opening edge of the recess on the surface.
JP1563190A 1990-01-25 1990-01-25 Mounting structure of pga-type integrated circuit Pending JPH03220792A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1563190A JPH03220792A (en) 1990-01-25 1990-01-25 Mounting structure of pga-type integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1563190A JPH03220792A (en) 1990-01-25 1990-01-25 Mounting structure of pga-type integrated circuit

Publications (1)

Publication Number Publication Date
JPH03220792A true JPH03220792A (en) 1991-09-27

Family

ID=11894067

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1563190A Pending JPH03220792A (en) 1990-01-25 1990-01-25 Mounting structure of pga-type integrated circuit

Country Status (1)

Country Link
JP (1) JPH03220792A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05275826A (en) * 1992-03-24 1993-10-22 Kofu Nippon Denki Kk Printed board
EP1083778A1 (en) * 1999-09-07 2001-03-14 Endress + Hauser GmbH + Co. Process for mounting components on a printed circuit board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05275826A (en) * 1992-03-24 1993-10-22 Kofu Nippon Denki Kk Printed board
EP1083778A1 (en) * 1999-09-07 2001-03-14 Endress + Hauser GmbH + Co. Process for mounting components on a printed circuit board

Similar Documents

Publication Publication Date Title
JPH08321671A (en) Bump electrode structure and method of manufacturing the same
JPH01217993A (en) Semiconductor device
JPH03220792A (en) Mounting structure of pga-type integrated circuit
JPH0823147A (en) Connecting structure for circuit board
WO1987004008A1 (en) Lead finishing for a surface mount package
JP3938810B2 (en) Mounting method of semiconductor device
JPH01232753A (en) Semiconductor device
JPS61214548A (en) Tape carrier
JPH05206627A (en) Lead connection electrode and lead / electrode connection method
JPS6221298A (en) Mounting of chip type electronic component
JPS63285960A (en) Conductor pin for semiconductor mounting substrate and manufacture thereof
JPH07211744A (en) Surface mount hybrid IC
JPS61115343A (en) Semiconductor integrated circuit
JPH0321096B2 (en)
JPH08228075A (en) Manufacture of substrate
JP2559575Y2 (en) Hybrid IC cap structure
JPS63204752A (en) Printed circuit board type pin grid array package
JPH08298296A (en) Pbga package and pbga package mounting substrate
JPH0362599A (en) Method of mounting integrated circuit package for surface mounting
JPH025497A (en) Component mounting structure
JP2000294914A (en) Semiconductor device and manufacture thereof
JPH04237155A (en) Electronic component
JPS6214959B2 (en)
JPH03201464A (en) Semiconductor ceramic package
JPH04163987A (en) Chip component mounting system