JPH0325255U - - Google Patents
Info
- Publication number
- JPH0325255U JPH0325255U JP1989085985U JP8598589U JPH0325255U JP H0325255 U JPH0325255 U JP H0325255U JP 1989085985 U JP1989085985 U JP 1989085985U JP 8598589 U JP8598589 U JP 8598589U JP H0325255 U JPH0325255 U JP H0325255U
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- negative power
- power source
- circuit mounting
- high frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989085985U JP2501869Y2 (ja) | 1989-07-21 | 1989-07-21 | 負電源高周波集積回路実装構造 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989085985U JP2501869Y2 (ja) | 1989-07-21 | 1989-07-21 | 負電源高周波集積回路実装構造 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0325255U true JPH0325255U (ko) | 1991-03-15 |
| JP2501869Y2 JP2501869Y2 (ja) | 1996-06-19 |
Family
ID=31635389
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1989085985U Expired - Lifetime JP2501869Y2 (ja) | 1989-07-21 | 1989-07-21 | 負電源高周波集積回路実装構造 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2501869Y2 (ko) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001015231A1 (fr) * | 1999-08-19 | 2001-03-01 | Seiko Epson Corporation | Panneau de cablage, dispositif semiconducteur, procede de fabrication d'un dispositif semiconducteur, carte a circuit imprime et dispositif electronique |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63110052U (ko) * | 1987-01-08 | 1988-07-15 |
-
1989
- 1989-07-21 JP JP1989085985U patent/JP2501869Y2/ja not_active Expired - Lifetime
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63110052U (ko) * | 1987-01-08 | 1988-07-15 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001015231A1 (fr) * | 1999-08-19 | 2001-03-01 | Seiko Epson Corporation | Panneau de cablage, dispositif semiconducteur, procede de fabrication d'un dispositif semiconducteur, carte a circuit imprime et dispositif electronique |
| US6670700B1 (en) | 1999-08-19 | 2003-12-30 | Seiko Epson Corporation | Interconnect substrate and semiconductor device electronic instrument |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2501869Y2 (ja) | 1996-06-19 |